


ECL & INSTRUMENTATION INTEGRATED CIRCUIT HANDBOOK



PLESSEY
Semiconductors



ECL & INSTRUMENTATION INTEGRATED CIRCUIT HANDBOOK



Designed and produced by Peter Wogens Consultants

©The Plessey Company Limited

July 1981

Publication No. P.S.1912

This publication is issued to provide outline information only and (unless specifically agreed to the contrary by the Company in writing) is not to form part of any order or contract or be regarded as a representation relating to the products or services concerned. We reserve the right to alter without notice the specification, design, price or conditions of supply of any product or service.

Contents

	Page
Product index	5
SP8000 reference data	7
Quality data	11
Semi-custom design	14
Technical data	17
Package outlines	105
Ordering information	108
Plessey World-Wide	109

Product Index

TYPE NO.	DESCRIPTION	EQUIVALENT	PAGE
SP705B	1 to 10MHz TTL crystal oscillator		19
SP761B	5 relay drivers (12V)		21
SP762B	5 relay drivers (5V)		21

ECL III

SP1648	Voltage controlled oscillator	MC1648	25
SP1650	Dual A-D comparator (Hi Z)	MC1650	31
SP1651	Dual A-D comparator (Lo Z)	MC1651	31
SP1658	Voltage controlled multivibrator	MC1658	41
SP1660	Dual 4-I/P, OR/NOR gate	MC1660	45
SP1662	Quad 2-I/P NOR gate	MC1662	47
SP1664	Quad 2-I/P OR gate	MC1664	49
SP1666	Dual clocked R-S flip-flop	MC1666	51
SP1668	Dual clocked latch	MC1668	55
SP1670	Master-slave D-type flip-flop	MC1670	59
SP1672	Triple 2-I/P exclusive OR gate	MC1672	65
SP1674	Triple 2-I/P exclusive NOR gate	MC1674	67
SP1692	Quad line receiver	MC1692	69

Fast ECL

SP16F60	550ps dual 4-I/P OR/NOR gate	MC1660 *	71
SP16F70	350MHz D-type flip-flop	MC1670 *	73
SP9131	550MHz dual D-type master-slave flip-flop	MC10131*	75

Data Conversion

SP9680	Unlatched high speed comparator		79
SP9685	Latched high speed comparator	AM685 *	81
SP9687	Dual latched high speed comparator	AM687 *	85
SP9750	Decoded high speed comparator /ADC/DAC		89
SP9752	2-bit ADC		93
SP9754	4-bit ADC		97
SP9768	8-bit DAC		101

* The SP16F60, SP16F70, SP9131, SP9685 and SP9687 are pin-compatible higher performance versions of the equivalents shown.

SP8000 series high speed dividers

Essential data for the SP8000 series high speed dividers is given below. Full technical data for these products is published separately in Plessey Semiconductors SP8000 series High Speed Dividers Handbook.

Plessey Semiconductors' SP8000 series leads the world in technical performance. One of the most comprehensive ranges of dividers available, the SP8000 series has been developed and extended to cater for the exacting requirements of the instrumentation and communications markets. The range includes prescalers from divide-by-2 up to divide-by-256, operating from 1Hz to 1.5GHz.

Suffix A Military	-55°C to +125°C
Suffix M Intermediate	-40°C to +85°C
Suffix B Commercial	-30°C to +70°C

(0°C to +70°C in some cases)

FIXED MODULUS PRESCALERS

Divide by	Type	Temperature Range (°C)				Max frequency (MHz)	Supply voltage (V)				Supply current (mA)	Output		Package		
		-55 +125	-40 +85	-30 +70	0 +70		5.0	5.2	6.8	7.4		TTL	ECL	Metal can	Ceramic	Plastic
2	SP8604A	●				300	●				12	●	●			
	SP8604B			●		300	●			12	●	●				
	SP8602A	●				500	●			12	●	●				
	SP8602B			●		500	●			12	●	●				
	SP8607A	●				600	●			14	●	●				
	SP8607B			●		600	●			14	●	●				
	SP8605A	●				1000	●			70	●	●	●			
	SP8605B				●	1000	●			70	●	●	●			
	SP8606A	●				1300	●			70	●	●	●			
SP8606B				●	1300	●			70	●	●	●				
4	SP8790A	●				60	●	●			8	●	●			
	SP8790B			●		60	●	●		8	●	●				
	SP8601A	●				150	●	●		18	●	●	●			
	SP8601B			●		150	●	●		18	●	●	●			
	SP8600A	●				250	●	●		16	●	●	●			
	SP8600B			●		250	●	●		16	●	●	●			
	SP8610A	●				1000	●	●		70	●	●	●			
	SP8610B				●	1000	●	●		70	●	●	●			
	SP8617M		●			1300		●	●	80	●	●	●			
	SP8617B			●		1300		●	●	80	●	●	●			
	SP8611A	●				1300	●	●		70	●	●	●			
	SP8611B				●	1500	●	●		70	●	●	●			
	SP8619M		●			1500		●	●	80	●	●	●			
	SP8619B				●	1500		●	●	80	●	●	●			
5	SP8620A	●				400	●	●		55	●	●	●			
	SP8620B			●		400	●	●		55	●	●	●			

FIXED MODULUS PRESCALERS (CONTINUED)

Divide by	Type	Temperature Range (°C)				Max frequency (MHz)	Supply voltage (V)				Supply current (mA)	Output		Package		
		-55 +125	-40 +85	-30 +70	0 +70		5.0	5.2	6.8	7.4		TTL	ECL	Metal can	Ceramic	Plastic
8	SP8794A	●				120	●	●			10	●		●		
	SP8794B			●		120	●	●			10			●		
	SP8670A	●				600		●			45		●		●	
	SP8670B			●		600		●			45		●		●	
	SP8735B				●	600		●			70	ⓑ	●		●	
	SP8675B				●	1000			●		70		●		●	
	SP8678B				●	1500			●		70		●		●	
10	SP8660A	●				150	●	●			10	●		●		
	SP8660B			●		150	●	●			10	●		●		
	SP8660			●		150	●	●			10	●				●
	SP8632B			●		400		●			70		●		●	●
	SP8637B				●	400		●			75	ⓑ	●		●	
	SP8630A	●				600		●			70		●		●	
	SP8630B			●		600		●			70		●		●	●
	SP8635B				●	600		●			75	ⓑ	●		●	
	SP8634B				●	700		●			75	ⓑ	●		●	
	SP8665B				●	1000			●		80		●		●	
SP8668B				●	1500			●		80		●		●		
16	SP8659A	●				200	●	●			10	●		●		
	SP8659B			●		200	●	●			10	●		●		
	SP8650A	●				600		●			45		●		●	
	SP8650B			●		600		●			45		●		●	
20	SP8657A	●				200	●	●			10	●		●		
	SP8657B			●		200	●	●			10	●		●		
	SP8658			●		200	●	●			20	●				●
32	SP8655A	●				200	●	●			10	●		●		
	SP8655B			●		200	●	●			10	●		●		
64	SP8755A	●				1200	●				45	●			●	
	SP8755B			●		1200	●				45	●			●	
	SP8757			●		1200		●			45		●			●
100	SP8628			●		150	●	●			33	●				●
	SP8629			●		150	●	●			33	●				●
256	SP8775			●		1200	●				70	●				●

ⓑ = Binary outputs

VARIABLE-MODULUS PRESCALERS

The two-modulus dividers will divide by either of two ratios according to the state of a control input compatible with ECL, TTL or CMOS as shown. Further division ratios can be obtained by means of extra prescalers. For example, by using the SP8790 ($\div 4$) or SP8794 ($\div 8$) — which are specially designed for extending the ratio of two-modulus dividers and have TTL compatible control inputs — it is possible to extend a $\div 10/11$ to 40/41 or 80/81 respectively.

Use of variable modulus dividers to obtain fixed division ratios.

Any of the variable modulus dividers can be simply connected to divide permanently by either modulus. For example the SP8691 $\div 8/9$ can become a fixed $\div 8$ or $\div 9$ by hardwiring the appropriate programming pins. This technique (described in the datasheets) extends the range of fixed prescalers to include division ratios of 3, 6, 7, 9, 11, 22, 40, 41, 80 and 81.

Divide by	Type	Temperature Range (°C)				Max frequency (MHz)	Supply voltage (V)				Supply current (mA)	Control input		Output		Package		
		-55 +125	-40 +85	-30 +70	0 +70		5.0	5.2	6.8	7.4		TTL	ECL	TTL	ECL	Metal can	Ceramic	Plastic
3/4	SP8720A	●				300	●				40		●		●		●	
	SP8720B			●		300		●			40		●		●		●	
5/6	SP8740A	●				300		●			45		●		●		●	
	SP8740B			●		300		●			45		●		●		●	
6/7	SP8741A	●				300		●			45		●		●		●	
	SP8741B			●		300		●			45		●		●		●	
8/9	SP8691A	●				200	●	●			14		●	●	●		●	
	SP8691B			●		200	●	●			14		●	●	●		●	
	SP8743A	●				500		●			45		●		●		●	
	SP8743B			●		500		●			45		●		●		●	
10/11	SP8690A	●				200	●	●			14		●	●	●		●	
	SP8690B			●		200	●	●			14		●	●	●		●	
	SP8647A	●				250	●	●			50		●	●	●		●	
	SP8647B			●		250	●	●			50		●	●	●		●	●
	SP8643A	●				350	●	●			50		●		●		●	
	SP8685A	●				500		●			45		●		●		●	
	SP8685B			●		500		●			45		●		●		●	
	SP8680A	●				600	●	●			90		●	●	●		●	
SP8680B				●	600	●	●			90		●	●	●		●		
20/22	SP8785A	●				1000		●			85		●		●		●	
	SP8785B				●	1000		●			85		●		●		●	
	SP8786A	●				1300		●			85		●		●		●	
	SP8786B				●	1300		●			85		●		●		●	

VARIABLE-MODULUS PRESCALERS (CONTINUED)

Divide by	Type	Temperature Range (°C)				Max frequency (MHz)	Supply voltage (V)				Supply current (mA)	Control input		Output		Package			
		-55 +125	-40 +85	-30 +70	0 +70		5.0	5.2	6.8	7.4		TTL	ECL	TTL	ECL	Metal can	Ceramic	Plastic	
40 41	SP8793A	●				200		●			4	●		●				●	
	SP8793			●		225		●			4	●		●					●
80 81	SP8792A	●				200		●			4	●		●				●	
	SP8792			●		225		●			4	●		●					●

Quality data


Plessey Semiconductors have an active **BS9300** and **BS9400** qualification approval programme on a number of products. Additionally, Plessey Semiconductors are keen to co-operate in pursuing **BS9000** approval on any of the products which it manufactures. For further information contact the Military Marketing Group at Swindon.

Plessey Semiconductors QA offers:

- a) Factory Approval to
 - BS9300** for semiconductor devices of Assessed Quality (BSI Certificate 1053/M)
 - BS9400** for integrated circuits of Assessed Quality (BSI Certificate 1053/M)
 - CECC 50000** Inspection Organisation to document level 1 (BS9300) M0020/CECC refers
 - DEF STAN 05 — 21 QC** System requirements for Industry (Equivalent to AQAP — 1) Certificate 65752/1/01 refers
- b) Additional Release Conditions to
 - 6/49** Defence Quality Assurance Board Certificate (DQAB 38020)
 - MOD (N)** Navy Department Inspection Authority
 - or
 - Private Sales Plessey's own Certificate of Conformance


Devices are also manufactured, tested and supplied to **MIL-STD-883C**, the US Military Standard; Test Methods and Procedures for Microcircuits, and **MIL-M-38510**, US Military Specification, Micro-electronics; General Specifications for.

Screening to BS9400



Screening to MIL-STD-883

The following Screening Procedures are available from Plessey Semiconductors



*Plessey Semiconductors reserve the right to change the Screening Procedure for Standard Products.

Semi-custom design

Semi-custom design techniques give users the advantages of integrated circuits dedicated to their applications without incurring the costs associated with full custom design. The techniques are particularly attractive to users with a low-to-moderate annual production potential of 1000 to 100,000 pieces, although these limits are flexible and may depend on the individual circuit. The economics of 'when to choose semi-custom' are illustrated in Fig.1.

Plessey Semiconductors offer semi-custom facilities in N-Channel MOS, CMOS and Bipolar technologies, using the techniques of Microcell, Gate Arrays and Analogue Arrays, the essential characteristics of which are detailed in Table 1.




Fig 1 Areas of application of different categories of integrated circuits

MICROCELL

Microcell is a combination of standard cells with a formalised gate and interconnection procedure. It uses a computer library of gates and other cells which the designer calls up as required, leaving as much or as little space for interconnection as the design necessitates. Each circuit is exactly the right size for its

function, and layout for the interconnection pattern is both straightforward and fast because of the error-correcting digitising technique employed.

The main features of Microcell can be summarised as follows: • From logic diagram to first samples in less than four months • Very high design integrity • A circuit can be produced by any competent logic designer • Minimal extra engineering effort is required • Clock rates of up to at least 2MHz are achievable • Advances in semiconductor technology and circuit design ideas can easily be absorbed into Microcell.

GATE ARRAYS

In the Gate Array, logic elements are pre-positioned and the customer's task is to design the interconnection of those elements (within the space allocated) to achieve the required functions. The cells are not necessarily committed to logic functions, but may in some cases be connected to form simple linear functions. Layout aids and software routines are normally used extensively to assist in the design, verification and testing of these structured devices.

Plessey Semiconductors offer Gate Array techniques in CMOS and ECL. CMOS Gate Arrays offer the following features: • High Speed ISO-CMOS Silicon Gate technology, giving a typical propagation delay of 6ns for a 2-input NAND gate (at 5V and 25°C) • Short turn round time • Inputs and outputs TTL and CMOS compatible and provided with static protection • On-chip power on reset option available • Available to commercial, industrial and military standards.

ECL Gate Arrays - also possessing the advantages of low development charge, increased reliability and fast delivery of samples - would be chosen mainly for the very high speed operating capability.

ANALOGUE ARRAYS

Plessey Semiconductors' Analogue Array brings Semi-Custom techniques to the designer of linear and other analogue circuits, for applications such as signal processing, amplification, waveform generation and function generation.

Manufactured on Bipolar Process I the analogue array features: • 159 NPN transistors (4 high current) • 58 PNP transistors • 385 resistors • 20V breakdown voltage • Functional compatibility with Exar and Interdesign • Single layer customisation on a grid system • Device library and simulation facilities.

Comprehensive technical literature on all Plessey Semiconductors' Semi-Custom Facilities is available on request.

SEMI-CUSTOM OPTION	TECHNOLOGY	SPEED	POWER CONSUMPTION	SCALE OF INTEGRATION	TYP. LEAD TIME TO 1ST SAMPLES
NMOS Microcell	NMOS Metal Gate	2MHz	300mW/1000 gates	500-2500 gates	16 weeks
Low Power NMOS Microcell	NMOS Metal Gate	0.5MHz	50mW/1000 gates	500-2000 gates	16 weeks
CMOS Microcell	ISO-CMOS	10MHz	0-150mW/1000 gates*	500-2000 gates	16 weeks
CMOS Gate Array	ISO-CMOS	8MHz	0-150mW/1000 gates*	560,960,1440 and 2014 gates	13 weeks
ECL Gate Array	Bipolar Process III	200MHz	75 gates: 900mW max 300 gates: 3.5W max	75 to 600 gates	14 weeks
Bipolar Analogue Array	Bipolar Process I	fr = 500MHz	100mW to 1W**	217 transistors	16 weeks

* Depending on speed

** Depending on application

Table 1

Technical Data

SP705B

CRYSTAL CONTROLLED INTEGRATED CIRCUIT OSCILLATOR

The SP705B is a square wave oscillator circuit designed to operate in conjunction with an AT cut quartz crystal of effective series resistance less than 300 ohms. Four TTL outputs are provided, related in frequency to the crystal frequency f as follows: $f/2$, $f/4$, $f/2$ and $f/4$. The SP705B is therefore ideally suited to either single or multi-phase TTL clock applications

FEATURES

- Operating Frequency up to 10 MHz
- $f/2$ and $f/4$ outputs
- 4 TTL Level outputs
- Operates from +5V TTL Supply




Fig.1 Pin connections

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

$$V_{CC} = +5V$$

Characteristic	Symbol	Value		Units	Conditions
		Min.	Max.		
High state output voltage	V_{OH}	2.6		V	$V_{CC} = 4.75V$ $I_{OH} = 0.2 mA$
Low state output voltage	V_{OL}		0.4	V	$V_{CC} = 5.25V$ $I_{OL} = 8 mA$
Supply current	I_{CC}		35	mA	$V_{CC} = 5V$
Output rise time (10% to 90%)	t_R		20	ns	$V_{CC} = 5V$
Output fall time (90% to 10%)	t_F		20	ns	$V_{CC} = 5V$
Operating frequency (f)			10	MHz	
Operating temp range		0	70	°C	




Fig. 2 SP705B block diagram




Fig. 3 Circuit diagram of SP705B oscillator

CIRCUIT DESCRIPTION

The crystal maintaining circuit consists of an emitter-coupled oscillator, with the emitter resistors replaced by constant-current generators. The crystal is connected, usually in series with a 20pF capacitor, between pins 5 and 6. The 20pF capacitor can be replaced with a mechanical trimmer to allow small changes in frequency to be made, as shown in Fig. 3.

The circuit is designed to provide low crystal drive levels – typically, less than 0.15mW at 5MHz. This is well within crystal manufacturers' limit of 0.5mW.

The compensation point, pin 4 is made available so that the compensation capacitance can be increased if necessary. However the 14pF capacitor included on the chip is usually sufficient to prevent spurious oscillation at high frequencies.




Fig. 4 Deviation from nominal crystal frequency

SP761B 12V POWER INTERFACE CIRCUIT

SP762B 5V POWER INTERFACE CIRCUIT

The SP761B and SP762B are bipolar integrated circuits, each incorporating five current amplifiers for interfacing between MOS/TTL devices and loads requiring high drive currents. The SP761B is designed to operate from a +12V supply rail and the SP762B from +5V.

Both types are provided with a strobe input which drives two of the amplifiers so that their outputs may be connected in parallel for higher output current capability.

The circuits operate over a temperature range of 0°C to +70°C and are mounted in 14-lead ceramic DIL package.

Although primarily designed to drive printing solenoids in calculators, these circuits can be used in a variety of applications requiring high drive currents.




Fig. 1 Pin connections (top)

FEATURES

- Input – MOS/TTL Capability
- Output – 200 mA Capability
- Five Channels per Package
- Open Collector Output

APPLICATIONS

- Driving Solenoids
- Driving Relays
- Driving LEDs
- Driving Filament Lamps
- Driving Cores
- TTL-to-MOS Translator




Fig. 2 Functional diagram (one driver)

ABSOLUTE MAXIMUM RATINGS

Output collector voltage	26V
Supply voltage, SP761B	+15V
Supply voltage, SP762B	+7V
Storage temp.	-55°C to +125°C
Chip operating temp.	+125°C
Ambient operating temp.	0°C to +70°C

ELECTRICAL CHARACTERISTICS

Characteristic	Type	Value (note 1)			Units	Conditions
		Min.	Typ.	Max.		
Supply voltage V_{CC}	SP761B	11	12	13	V	See note 2
	SP762B	4.5	5	5.5	V	See note 2
Quiescent supply current	SP761B		8		mA	All inputs low
	SP762B		10		mA	All inputs low
On state supply current, per element	Both		12		mA	$I_{IH} = 1mA$
Input current I_{IH}	SP761B	1		4	mA	$I_{out} = 150mA$
Input voltage V_{IH}	SP761B		4		V	$I_{IH} = 1mA$
Input current I_{IL}	SP761B			50	μA	
Input voltage V_{IH}	SP762B	2.7		5.5	V	$I_{out} = 200mA$
Input current I_{IH}	SP762B		1		mA	$V_{IH} = 2.7V$
Input voltage V_{IL}	SP762B			1	V	
Output current I_{out}	SP761B			150	mA	$I_{IH} = 1mA$
	SP762B			200	mA	$V_{IH} = 2.7V$
Output voltage V_{OL}	SP761B		1.0	1.2	V	$I_{out} = 150mA$
	SP762B		1.3	1.6	V	$I_{out} = 200mA$
Output voltage V_{OH}	Both			26	V	
Output breakdown voltage	Both	26			V	See note 3
Duty cycle	SP761B			40	%	All outputs at I_{out} max.
	SP762B			33	%	
On time				2	s	

NOTES

- Both 0V supply pins 1 and 7 must be connected at all times.
- Min. and max. limits apply to the temperature range 0°C to +70°C. All typical values are quoted for $V_{CC} =$ Typical and $T_{amb} = +25^\circ C$.
- External clamping diodes must be used when driving inductive loads.




Fig. 3 Input characteristic (including strobe) $T_{amb} = +25^\circ C$




Fig. 4 Output characteristic




Fig. 5 Operating characteristics




Fig. 6 Operating characteristics at +70°C




Fig. 7 On state supply current drain per element

OPERATING NOTES

Interfacing

The SP761B is designed to interface directly with MOS devices, accepting free drain input currents in the range 1 mA to 4 mA. Current limiting input resistors are incorporated on-chip to reduce power dissipation in the MOS circuit. The resistor is approximately 2 k Ω , giving an input voltage of 4V at 1 mA.

Fig. 8 shows (i) a direct interface to MOS and (ii) an interface using an external resistor to further limit input current when driven from a high voltage source.

The SP762B will interface directly with standard TTL over the temperature range 0°C to +70°C, a TTL logic '1' making current available at the SP762B output. Although TTL is not specified to source more than 400 μ A at logic '1' level, the majority of gates will in fact supply approximately 5 mA and still maintain a logic '1' level in excess of 2.7V. Since the input resistors of the SP762B are approximately 600 Ω , then one TTL output is capable of driving up to 5 SP762B inputs. When driving only one input of an SP762B, the input current will limit at approximately 2 mA at 3.4V. Open-collector TTL gates can also be used to drive the SP762B, provided that each TTL output has an external load resistor, the value of which will depend on the fanout required.

The characteristics of the strobe input are the same as for the individual inputs and therefore the above comments also apply to this input.

Unused Inputs

When using the strobe input, inputs 1 and 2 must be left floating. However, inputs 1 and 2 can be used completely independently in the same way as the other inputs. Any other unused inputs can either be left floating or tied to the negative supply rail.


Output Capability

The output capability of each channel is 150 mA for the SP761B and 200 mA for the SP762B. With all five drivers operating at these current levels, a duty cycle of 40% for the SP761B and 33% for the SP762B will allow operation over the temperature range 0°C to +70°C.

If the device is to be operated at a lower ambient temperature, or at a lower output current, then the duty cycle may be increased as shown in Fig. 6 and 7. Likewise, if some of the outputs are unused the duty cycle of the remaining outputs may be proportionally increased provided that the drivers are used symmetrically within the package.

The package has a thermal time constant such that the chip temperature will rise above the permitted maximum of +125°C if all the drivers are allowed to remain on at maximum output current for more than 2 seconds.

The drivers will operate at up to 1 MHz but at such frequencies the input mark/space ratio will have to be modified because the effective output duty cycle is higher than that at the inputs due to stored charge in the output transistors.



SP1648

VOLTAGE-CONTROLLED OSCILLATOR

The SP1648 is an emitter-coupled oscillator, constructed on a single monolithic silicon chip. Output levels are compatible with ECL III logic levels. The oscillator requires an external parallel tank circuit consisting of the inductor (L) and capacitor (C).

A varactor diode may be incorporated into the tank circuit to provide a voltage variable input for the oscillator (VCO). The device may also be used in phase locked loops and many other applications requiring a fixed or variable frequency clock source of high spectral purity.

The SP1648 may be operated from a +5.0 Vdc supply or a -5.2 Vdc supply, depending upon system requirements.

SUPPLY VOLTAGE	GND PINS	SUPPLY PINS
+5.0 Vdc	7, 8	1, 14
-5.2 Vdc	1, 14	7, 8




Fig. 1 Block diagram of SP1648




Fig. 2 Circuit diagram of SP1648

ELECTRICAL CHARACTERISTICS

Supply Voltage = +5.0 volts

Characteristic	Symbol	Pin Under Test	SP1648 Test Limits						Unit	TEST VOLTAGE/CURRENT VALUES				V _{EE} (Gnd)
			-30°C		+25°C		+85°C			(V _{Int})				
			Min	Max	Min	Max	Min	Max		V _{IH} max	V _{IL} min	V _{CC}	I _L	
Power Supply Drain Current	I _E	8	—	—	—	40	—	—	mAdc	+1.980	+1.410	5.0	-5.0	7, 8
Logic "1" Output Voltage	V _{OH}	3	3.04	4.18	4.04	4.25	4.11	4.36	Vdc	—	12	1, 14	3	7, 8
Logic "0" Output Voltage	V _{OL}	3	3.16	3.40	3.20	3.43	3.23	3.46	Vdc	12	—	1, 14	3	7, 8
Bias Voltage	V _{Bias} ^a	10	1.51	1.86	1.40	1.70	1.28	1.58	Vdc	—	—	1, 14	—	7, 8
			Min	Typ	Max	Min	Typ	Max	—	—	—	—	—	—
Peak-to-Peak Toss Voltage	V _{P-P}	12	—	—	—	—	—	—	mV	See Figure 4	—	1, 14	3	7, 8
Output Duty Cycle	V _{DC}	3	—	—	—	50	—	—	%	See Figure 4	—	1, 14	3	7, 8
Distortion Frequency	f _{max}	—	—	—	200	225	—	—	MHz	See Figure 4	—	1, 14	3	7, 8


^aThis measurement guarantees the dc potential at the bias point for purposes of incorporating a varactor-tuning diode at this point.

ELECTRICAL CHARACTERISTICS


Supply Voltage = -5.2 volts

Characteristic	Symbol	Pin Under Test	SP1648 Test Limits						Unit	TEST VOLTAGE/CURRENT VALUES				V _{CC} (Gnd)
			-30°C		+25°C		+85°C			(V _{Ext})				
			Min	Max	Min	Max	Min	Max		V _{IH} max	V _{IL} min	V _{EE}	I _L	
Power Supply Drain Current	I _E	8	—	—	—	41	—	—	mAdc	—	—	7, 8	—	1, 14
Logic "1" Output Voltage	V _{OH}	3	1.045	-0.815	-0.980	-0.750	-0.890	-0.850	Vdc	—	12	7, 8	3	1, 14
Logic "0" Output Voltage	V _{OL}	3	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	12	—	7, 8	3	1, 14
Bias Voltage	V _{Bias} ^a	10	-3.690	-3.340	-3.800	-3.500	-3.920	-3.620	Vdc	—	—	7, 8	—	1, 14
			Min	Typ	Max	Min	Typ	Max	—	—	—	—	—	—
Peak-to-Peak Toss Voltage	V _{P-P}	12	—	—	—	500	—	—	mV	See Figure 4	—	7, 8	3	1, 14
Output Duty Cycle	V _{DC}	3	—	—	—	50	—	—	%	See Figure 4	—	7, 8	3	1, 14
Distortion Frequency	f _{max}	—	—	—	200	225	—	—	MHz	See Figure 4	—	7, 8	3	1, 14

^aThis measurement guarantees the dc potential at the bias point for purposes of incorporating a varactor-tuning diode at this point.




B.W. = 10kHz Scan Width = 50kHz/div
 Center Frequency = 100MHz Vertical Scale = 10db/div



* The 1200 ohm resistor and the scope termination impedance constitute a 25:1 attenuator probe.

Fig. 3 Spectral purity of signal at output



- * Use high impedance probe (>1.0 Megohm must be used).
- ** The 1200 -ohm resistor and the scope termination impedance constitute a 25:1 attenuator probe.
- *** Bypass only that supply opposite ground.




Fig. 4 Test circuit and waveforms

OPERATING CHARACTERISTICS

Figure 1 illustrates the circuit schematic for the SP1648. The oscillator incorporates positive feedback by coupling the base of transistor TR7 to the collector of TR8. An automatic gain control (AGC) is incorporated to limit the current through the emitter-coupled pair of transistors (TR7 and TR8) and allow optimum frequency response of the oscillator.

In order to maintain the high Q of the oscillator, and provide high spectral purity at the output, a cascode transistor (TR4) is used to translate from the emitter follower (TR5) to the output differential pair TR2 and TR3. TR2 and TR3, in conjunction with output transistor TR1, provide a highly buffered output which produces a square wave. Transistors TR10 thru TR14 provide this bias drive for the oscillator and output buffer. Figure 3 indicates the high spectral purity of the oscillator output (pin 3).

When operating the oscillator in the voltage controlled mode (Figure 5), it should be noted that the cathode of the varactor diode (D) should be biased at least 2 V_{BE} above V_{EE} (≈ 1.4 V for positive supply operation).




Fig. 5 The SP1648 operating in the voltage-controlled mode

When the SP1648 is used with a constant dc voltage to the varactor diode, the output frequency will vary slightly because of internal noise. This variation is plotted versus operating frequency in Figure 6.




Fig. 6 Frequency deviation test circuit




Fig. 7




Fig. 8




Fig. 9

Typical transfer characteristics for the oscillator in the voltage controlled mode are shown in Figures 7, 8, and 9. Figures 7 and 9 show transfer characteristics employing only the capacitance of the varactor diode (plus the input capacitance of the oscillator, 6pF typical). Figure 8 illustrates the oscillator operating in a voltage controlled mode with the output frequency range limited. This is achieved by adding a capacitor in parallel with the tank circuit as shown. The 1 kΩ resistor in Figures 7 and 8 is used to protect the varactor diode during testing. It is not necessary as long as the dc input voltage does not cause the diode to become forward biased. The larger-valued resistor (51 kΩ) in Figure 9 is required to provide isolation for the high-impedance junctions of the two varactor diodes.

The tuning range of the oscillator in the voltage controlled mode may be calculated as:

$$\frac{f_{\max}}{f_{\min}} = \frac{\sqrt{C_D(\max) + C_S}}{\sqrt{C_D(\min) + C_S}}$$

where $f_{\min} = \frac{1}{2\pi \sqrt{L(C_D(\max) + C_S)}}$

C_S = shunt capacitance (input plus external capacitance).

C_D = varactor capacitance as a function of bias voltage.

Good RF and low-frequency by-passing is necessary on the power supply pins (see Figure 3).

Capacitors (C1 and C2 of Figure 5) should be used to bypass the AGC point and the VCO input (varactor diode), guaranteeing only dc levels at these points.

For output frequency operation between 1 MHz and 50 MHz a 0.1μF capacitor is sufficient for C1 and C2. At higher frequencies, smaller values of capacitance should be used; at lower frequencies, larger values of capacitance. At higher frequencies the value of bypass capacitors depends directly upon the physical layout of the system. All bypassing should be as close to the package pins as possible to minimize unwanted lead inductance.

The peak-to-peak swing of the tank circuit is set internally by the AGC circuitry. Since voltage swing of the tank circuit provides the drive for the output buffer, the AGC potential directly affects the output waveform. If it is desired to have a sine wave at the output of the SP1648, a series resistor is tied from the AGC point to the most negative power potential (ground if +5.0 volt supply is used, -5.2 volts if a negative supply is used).

At frequencies above 100 MHz typ, it may be necessary to increase the tank circuit peak-to-peak voltage in order to maintain a square wave at the output of the SP1648. This is accomplished by tying a series resistor (1 kΩ minimum) from the AGC to the most positive power potential (+5.0 volts if a +5.0 volt supply is used, ground if a -5.2 volt supply is used).

SP1650 (HIGH Z)
SP1651 (LOW Z)
DUAL A/D COMPARATOR




Fig. 1 Logic diagram

FEATURES

- $P_d = 330\text{mW typ/pkg}$ (No load)
- $t_{pd} = 3.5\text{ns typ.}$ (SP1650)
 $= 3.0\text{ns typ.}$ (SP1651)
- Input Slew Rate $= 350\text{ V}/\mu\text{s}$ (SP1650)
 $= 500\text{ V}/\mu\text{s}$ (SP1651)
- Differential Input Voltage:
 $-5.0\text{V to } +5.0\text{V}$ ($-30^\circ\text{C to } +85^\circ\text{C}$)
- Common Mode Range:
 $-3.0\text{V to } +2.5\text{V}$ ($-30^\circ\text{C to } +85^\circ\text{C}$) (SP1650)
 $-2.5\text{V to } +3.0\text{V}$ ($-30^\circ\text{C to } +85^\circ\text{C}$) (SP1651)
- Resolution: $\leq 20\text{mV}$ ($-30^\circ\text{C to } +85^\circ\text{C}$)
- Drives 50Ω lines

The SP1650 and the SP1651 are very high speed comparators utilizing differential amplifier inputs to sense analog signals above or below a reference level. An output latch provides a unique sample-and-hold feature. The SP1650 provides high impedance Darlington inputs, while the SP1651 is a lower impedance option, with higher input slew rate and higher speed capability.

Complementary outputs permit maximum utility for applications in high speed test equipment, frequency measurement, sample and hold, peak voltage detection, transmitters, receivers, memory translation, sense amplifiers and more.

The clock inputs (\bar{C}_a and \bar{C}_b) operate from ECL III or ECL 10,000 digital levels. When \bar{C}_a is at a logic high level, Q_a will be at a logic high level provided that $V_1 > V_2$ (V_1 is more positive than V_2). Q_a is the logic complement of Q_a . When the clock input goes to a low logic level, the outputs are latched in their present state.

Assessment of the performance differences between the SP1650 and the SP1651 may be based upon the relative behaviour shown in Figs. 5 and 8.

TRUTH TABLE

\bar{C}	V_1, V_2	Q_{n+1}	\bar{Q}_{n+1}
H	$V_1 > V_2$	H	L
H	$V_1 < V_2$	L	H
L	ϕ	Q_n	\bar{Q}_n

$\phi = \text{Don't Care}$





Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0 Vdc.

● Test Temperature
 -30°C
 +25°C
 +85°C

Characteristic	Symbol	Pin Under Test	SPI650/SPI651 Test Limits (1)						TEST VOLTAGE APPLIED TO PINS LISTED BELOW														
			-30°C		+25°C		+85°C		V _{IHmax}		V _{IHmin}		V _{IAmix}		V _{IAlmax}		V _{IAlmin}		V _{IAlmax}		V _{IAlmin}		
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Power Supply Drain Current Positive	I _{CC}	7,10																					
Power Supply Drain Current Negative	I _{CC}	8			26*	55*																	
Input Current	I _{in}	6			10			μA	4	13													
Input Leakage Current	I _l	6			40			μA	4	13													
Input Clock Current	I _{inL}	6			7			μA	4	13													
Logic "1" Output Voltage	V _{OH}	4			0.5			μA	4	13													
Logic "0" Output Voltage	V _{OL}	2	-1.045	-0.875	-0.660	-0.810	-0.890	-0.700	Vdc	4,13													
Logic "1" Threshold Voltage	V _{I1}	2	-1.890	-1.650	-1.620	-1.930	-1.575		Vdc	4,13													
Logic "0" Threshold Voltage	V _{I0}	2	-1.065	-0.980	-0.910				Vdc	13													
Logic "1" Threshold Voltage	V _{I1}	2																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3	-1.630		-1.600		-1.555		Vdc	13													
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}	3																					
Logic "1" Threshold Voltage	V _{I1}	3																					
Logic "0" Threshold Voltage	V _{I0}																						



50-ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable.


†Refer to Fig. 4 for input pulse definitions.

* Complement of output under test should always be loaded with 50ohms to ground

Fig. 3 Switching time test circuit at +25°C

The pulse levels shown are used to check ac parameters over the full common-mode range.

V – Input to Output



TEST PULSE LEVELS

	Pulse 1		Pulse 2		Pulse 3	
	SP1650	SP1651	SP1650	SP1651	SP1650	SP1651
V_{IH}	+ 2.100V	+ 2.100V	+ 5.000V	+ 4.500V	-0.300V	-0.800V
V_R	+ 2.000V	+ 2.000V	+ 4.900V	+ 4.400V	-0.400V	-0.900V
V_{IL}	+ 1.900V	+ 1.900V	+ 4.800V	+ 4.300V	-0.500V	-1.000V




Fig. 4 Switching and propagation waveforms @ 25°C




Fig. 5 Propagation delay (t_{pd}) v. input pulse amplitude and constant overdrive




Fig. 5 (continued)




Fig. 6 Logic threshold tests (waveform sequence diagram)




Fig. 7 Transfer characteristics (Q v. V_{in})






Fig. 8 Output voltage swing v. frequency

TEST CIRCUIT



Typical SP1650 (Complementary Input Grounded)



Typical SP1651 (Complementary Input Grounded)






Fig. 9 Input current v. input voltage



50-ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable.

Analog Signal Positive and Negative Slew Case



- Clock enable time = minimum time between analog and clock signal such that output switches, and t_{pd} (analog to Q) is not degraded by more than 200ps.
- Clock aperture time = time difference between clock enable time and time that output does not switch and V is less than 150 mV.

Fig. 10 Clock enable and aperture time test circuit and waveforms @ 25°C

SP1658

VOLTAGE-CONTROLLED MULTIVIBRATOR

The SP1658 is a voltage-controlled multivibrator which provides appropriate level shifting to produce an output compatible with ECL III and ECL 10,000 logic levels. Frequency control is accomplished through the use of voltage-variable current sources which control the slew rate of a single external capacitor.

The bias filter may be used to help eliminate ripple on the output voltage levels at high frequencies and the input filter may be used to decouple noise from the analog input signal.

The SP1658 is useful in phase-locked loops, frequency synthesizer and clock signal generation applications for instrumentation, communication, and computer systems.




Fig. 1 Block diagram of SP1658




Fig. 2 Circuit diagram


ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to ± 2.0 volts.

Characteristic	Symbol	Pin Under Test	SP1658 Test Limits										TEST VOLTAGE VALUES				
			-30°C			+25°C			+85°C			Vdc $\pm 1\%$					
			Min	Max	Typ	Min	Max	Min	Max	Unit	V _{IH}	V _{IL}	V ₃	V _{EE}			
Power Supply Drain Current	I _E	8* 8**	-	-	-	-	32	-	-	-	mAdc	2	-	-	8	1.5	
Input Current	I _{inH}	2*	-	-	-	350	-	-	-	-	μ Adc	2	-	-	8	1.5	
Input Leakage Current	I _{inL}	2*	-	-	-	-0.5	-	-	-	-	μ Adc	-	2	-	8	1.5	
High Output Voltage	V _{OH}	4** 6*	-1.045	-0.875	-0.960	-0.810	-0.880	-0.700	-0.810	-0.880	Vdc	-	-	2	8	1.5	
Low Output Voltage	V _{OL}	4* 6**	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	-1.620	-1.830	Vdc	-	-	2	8	1.5	
AC Characteristics (Figure 2) (Tests shown for one output, but checked on both)												CX1	CX2	V _{CX}	V _{EE}	V _{CC}	
Rise Time (10% to 90%)	t ⁺	6	-	3.6	-	-	3.5	-	-	-	ns	-	-	11,14	2	8	1.5
Fall Time (10% to 90%)	t ⁻	6	-	3.1	-	-	3.0	-	-	-	ns	-	-	11,14	2	8	1.5
Oscillator Frequency	f _{osc1} f _{osc2}	-	130	-	130	155	190	110	-	-	MHZ	-	-	11,14	2	8	1.5
Tuning Ratio Test 1	TR	-	-	-	78	90	120	-	-	-	MHZ	11,14	-	-	2	8	1.5
		-	-	-	3.1	4.5	-	-	-	-	-	11,14	-	-	-	8	1.5

@ Test Temperature
-30°C
+25°C
+85°C

* Germanium diode (0.4 drop) forward biased from pin 11 to pin 14
 ** Germanium diode (0.4 drop) forward biased from pin 14 to pin 11
 †† - Output frequency at V_{CX} = +2.0 V
 ††† - Output frequency at V_{CX} = Gnd



50-ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be $< \frac{1}{2}$ inch from TP_{in} to input pin and TP_{out} to output pin.




Fig. 3. Switching time test circuit and waveforms




Fig. 4 Output frequency v capacitance for three values of input voltage




Fig. 5 RMS noise deviation v operating frequency




Fig. 6 Frequency-capacitance product v control voltage V_{CX}

SP1660

DUAL 4-INPUT OR/NOR GATE

SP1660 provides simultaneous OR-NOR output functions with the capability of driving 50Ω lines. This device contains an internal bias reference voltage, ensuring that the threshold point is always in the centre of the transition region over the temperature range (-30°C to +85°C). The input pulldown resistors eliminate the need to tie unused inputs to V_{EE}.

FEATURES

- Gate Switching Speed 1ns Typ.
- ECL 10000- Compatible
- 50Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems




Fig. 1 Logic diagram




Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0 Vdc.

		TEST VOLTAGE VALUES (Volts)											
		V_{IHmax}	V_{ILmin}	V_{IHamin}	V_{ILamax}	V_{EE}						V_{CC}	I_{Gnd}
⊗ Test Temperature		-30°C	-1.890	-1.180	-1.515	-5.2						8	1.16
		+25°C	-0.810	-1.850	-1.095	-5.2						8	1.16
		+85°C	-0.700	-1.830	-1.025	-5.2						8	1.16

		SP1660 Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					V_{CC}	I_{Gnd}
Characteristic	Symbol	Pin Under Test	-30°C		+25°C		+85°C		Unit	V_{IHmax}	V_{ILmin}	V_{IHamin}	V_{ILamax}	V_{EE}		
			Min	Max	Min	Max	Min	Max								
Power Supply Drain Current	I_E	8	-	-	-	28	-	-	mAdc	-	-	-	-	8	1.16	
Input Current	i_{IH}	*	-	-	-	350	-	-	μ Adc	*	-	-	-	8	1.16	
	i_{IL}	*	-	-	0.5	-	-	-	μ Adc	-	*	-	-	8	1.16	
NOR Logic "1" Output Voltage	V_{OH}	3	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	-	4	-	-	8	1.16	
			↓	↓	↓	↓	↓	↓		5	-	-	-	↓	↓	
			↓	↓	↓	↓	↓	↓		6	-	-	-	↓	↓	
			↓	↓	↓	↓	↓	↓		7	-	-	-	↓	↓	
NOR Logic "0" Output Voltage	V_{OL}	3	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	4	-	-	-	8	1.16	
			↓	↓	↓	↓	↓	↓		5	-	-	-	↓	↓	
			↓	↓	↓	↓	↓	↓		6	-	-	-	↓	↓	
			↓	↓	↓	↓	↓	↓		7	-	-	-	↓	↓	
OR Logic "1" Output Voltage	V_{OH}	2	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	4	-	-	-	8	1.16	
			↓	↓	↓	↓	↓	↓		5	-	-	-	↓	↓	
			↓	↓	↓	↓	↓	↓		6	-	-	-	↓	↓	
			↓	↓	↓	↓	↓	↓		7	-	-	-	↓	↓	
OR Logic "0" Output Voltage	V_{OL}	2	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	4	-	-	-	8	1.16	
			↓	↓	↓	↓	↓	↓		5	-	-	-	↓	↓	
			↓	↓	↓	↓	↓	↓		6	-	-	-	↓	↓	
			↓	↓	↓	↓	↓	↓		7	-	-	-	↓	↓	
NOR Logic "1" Threshold Voltage	V_{DHA}	3	-1.065	-	-0.960	-	-0.910	-	Vdc	-	-	-	4	8	1.16	
			↓	↓	↓	↓	↓	↓		-	-	-	5	↓	↓	
			↓	↓	↓	↓	↓	↓		-	-	-	6	↓	↓	
			↓	↓	↓	↓	↓	↓		-	-	-	7	↓	↓	
NOR Logic "0" Threshold Voltage	V_{OLA}	3	-	-1.630	-	-1.600	-	-1.555	Vdc	-	-	-	4	8	1.16	
			↓	↓	↓	↓	↓	↓		-	-	-	5	↓	↓	
			↓	↓	↓	↓	↓	↓		-	-	-	6	↓	↓	
			↓	↓	↓	↓	↓	↓		-	-	-	7	↓	↓	
OR Logic "1" Threshold Voltage	V_{DHA}	2	-1.065	-	-0.960	-	-0.910	-	Vdc	-	-	-	4	8	1.16	
			↓	↓	↓	↓	↓	↓		-	-	-	5	↓	↓	
			↓	↓	↓	↓	↓	↓		-	-	-	6	↓	↓	
			↓	↓	↓	↓	↓	↓		-	-	-	7	↓	↓	
OR Logic "0" Threshold Voltage	V_{OLA}	2	-	-1.630	-	-1.600	-	-1.555	Vdc	-	-	-	4	8	1.16	
			↓	↓	↓	↓	↓	↓		-	-	-	5	↓	↓	
			↓	↓	↓	↓	↓	↓		-	-	-	6	↓	↓	
			↓	↓	↓	↓	↓	↓		-	-	-	7	↓	↓	
Switching Times (50 Ω Load)										Pulse In	Pulse Out			-3.2 V	+2.0 V	
Propagation Delay	t_{4-3}	3	-	1.8	-	1.7	-	1.9	ns	4	3	-	-	8	1.16	
	t_{4-2}	2	-	1.8	-	1.7	-	1.9	ns	↓	2	-	-	↓	↓	
	t_{4+2}	2	-	1.6	-	1.5	-	1.7	ns	↓	2	-	-	↓	↓	
	t_{4-3+}	3	-	1.6	-	1.5	-	1.7	ns	↓	3	-	-	↓	↓	
Rise Time	t_{3+}	3	-	2.2	-	2.1	-	2.3	ns	4	3	-	-	8	1.16	
	t_{2+}	2	-	2.2	-	2.1	-	2.3	ns	4	2	-	-	8	1.16	
Fall Time	t_{3-}	3	-	2.2	-	2.1	-	2.3	ns	4	3	-	-	8	1.16	
	t_{2-}	2	-	2.2	-	2.1	-	2.3	ns	4	2	-	-	8	1.16	

*Individually test each input applying V_{IH} or V_{IL} to the input under test.




Fig. 3 Switching time test circuit and wave forms at +25°C

SP1662

QUAD 2-INPUT NOR GATE

The SP1662 comprises four 2-input NOR gating functions in a single package. An internal bias reference voltage ensures that the threshold point remains in the centre of the transition region over the temperature range -30°C to $+85^{\circ}\text{C}$.

Input pull-down resistors eliminate the need to tie unused inputs to V_{EE} .

FEATURES

- Gate Switching Speed 1ns Typ.
- ECL 10000—Compatible
- 50Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems




Fig. 1 Logic diagram

ABSOLUTE MAXIMUM RATINGS

Power supply voltage $ V_{CC} - V_{EE} $	8V
Base input voltage	0V to V_{EE}
O/P source current	$< 40\text{ mA}$
Storage temperature	-55°C to $+150^{\circ}\text{C}$
Junction operating temp.	$< +125^{\circ}\text{C}$




Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0 Vdc.




Fig. 3 Switching time test circuit and wave forms at $+25^{\circ}\text{C}$

Characteristic	Symbol	Pin Under Test	Test Limits						TEST VOLTAGE VALUES (Vohi)							
			$+25^{\circ}\text{C}$			-40°C			V _{IH} max		V _{IH} min		V _{IL} max		V _{IL} min	
			Min	Max	Unit	Min	Max	Unit	Min	Max	Min	Max	Min	Max	Unit	
Power Supply Drain Current	I _{EE}	0	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Logic 1 Input Current	I _{IL}	—	—	0.5	—	—	—	—	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	-1.045	-0.875	0.5	-0.810	-0.700	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	-1.045	-0.875	-0.860	-0.810	-0.800	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OHA}	2	-1.890	-1.660	-1.670	-1.620	-1.575	Vdc	4	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OHA}	2	-1.890	-1.660	-1.670	-1.620	-1.575	Vdc	5	—	—	—	—	—	—	—
Threshold Voltage	V _{OLA}	2	-1.085	-0.880	—	-0.810	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	-1.830	—	-1.600	—	Vdc	—	—	—	—	—	—	—	—
Switching Time (50 Ω Load)	t _r	2	—	-1.630	—	-1.650	—	Vdc	—	—	—	—	—	—	—	—
Propagation Delay	t _p	2	—	1.6	—	1.5	—	Vdc	—	—	—	—	—	—	—	—
Rise Time	t _r	2	—	1.8	—	1.7	—	Vdc	—	—	—	—	—	—	—	—
Fall Time	t _f	2	—	2.2	—	2.1	—	Vdc	—	—	—	—	—	—	—	—
Setup Time	t _s	2	—	2.2	—	2.1	—	Vdc	—	—	—	—	—	—	—	—
Hold Time	t _h	2	—	2.2	—	2.1	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Output Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Bias Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 1 Bias Voltage	V _{OH}	2	—	—	—	—	—	Vdc	—	—	—	—	—	—	—	—
Logic 0 Output Voltage	V _{OL}	2	—	—	—	—	—	Vdc	—	—	—	—				

SP1664

QUAD 2-INPUT OR GATE

The SP1664 comprises four 2-input OR gating functions in a single package. An internal bias reference voltage ensures that the threshold point remains in the centre of the transition region over the temperature range (-30°C to +85°C).

Input pulldown resistors eliminate the need to tie unused inputs to V_{EE}.

FEATURES

- Gate Switching Speed 1ns Typ.
- ECL 10000- Compatible
- 50Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation




Fig. 1 Logic diagram

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems




Fig. 2 Circuit diagram

SP1666

DUAL CLOCKED R-S FLIP-FLOP

Two Set-Reset flip-flops in a single package which require a clock input to enable the set-reset inputs. Internal input pull-down resistors eliminate the need to return unused inputs to a negative voltage.

The device is useful as a high-speed dual storage element.

TRUTH TABLE

S	R	C	Q _{n+1}
∅	∅	0	Q _n
0	0	1	Q _n
1	0	1	0
0	1	1	0
1	1	1	N.D.

∅ = Don't care
N.D. = Not Defined




Fig. 1 Logic diagram of SP1666




Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air

flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board.

(a) Test Temperature

Characteristic	Symbol	Pin Under Test	SP1666 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW						IVCC) Gnd	
			-30°C		+25°C		+85°C		V _{IH} max		V _{IH} min		V _{IH} max			VEE
			Min	Max	Min	Max	Min	Max	Unit	7,9	13	12	13			
Power Supply Drain Current	I _{EE} (1)	8	-	-	-	55	-	-	mAdc	-	-	-	8			
Input Current	I _{inH}	12	-	-	-	0.370	-	-	mAdc	9,12	-	-	8			
	I _{inL}	13	-	-	-	0.370	-	-	mAdc	9,13	-	-	8			
	I _{inL}	9	-	-	-	0.225	-	-	mAdc	9	-	-	8			
"Q" Logic "1" Output Voltage	V _{OH}	12	-	-	-	0.500	-	-	μAdc	-	12	-	8			
	V _{OL}	13	-	-	-	0.500	-	-	μAdc	-	9,13	-	8			
	V _{OL}	9	-	-	-	0.500	-	-	μAdc	-	12	-	8			
"Q" Logic "0" Output Voltage	V _{OH}	15 (2)	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	-	13	-	8			
	V _{OL}	15 (3)	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	9	-	-	8			
	V _{OL}	15 (4)	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	-	9	-	8			
"Q" Logic "1" Output Threshold Voltage	V _{OH} A	14 (2)	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	-	12	-	8			
	V _{OL} A	14 (3)	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	9	-	-	8			
	V _{OL} A	14 (4)	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	-	9	-	8			
"Q" Logic "0" Output Threshold Voltage	V _{OH} A	15 (2)	-1.065	-	-0.980	-	-0.910	-	Vdc	-	13	-	8			
	V _{OL} A	15 (3)	-1.065	-	-0.980	-	-0.910	-	Vdc	-	13	-	8			
	V _{OL} A	15 (4)	-1.065	-	-0.980	-	-0.910	-	Vdc	-	13	-	8			
"Q" Logic "0" Output Threshold Voltage	V _{OH} A	14 (2)	-1.065	-	-0.980	-	-0.910	-	Vdc	-	12	13	8			
	V _{OL} A	14 (3)	-1.065	-	-0.980	-	-0.910	-	Vdc	-	13	12	8			
	V _{OL} A	14 (4)	-1.065	-	-0.980	-	-0.910	-	Vdc	-	13	12	8			
Switching Times (50 Ω Load)	19+15+	15	1.0	2.7	1.0	2.5	1.1	2.8	ns	9	15	-	8			
	19+15-	15	↑	↑	↑	↑	↑	↑	ns	9	15	-	8			
	19+14+	14	↑	↑	↑	↑	↑	↑	ns	9	15	-	8			
Set Input	112+15+	15	1.0	2.5	1.0	2.3	1.1	2.7	ns	12	15	-	8			
	112+14-	14	↑	↑	↑	↑	↑	↑	ns	12	14	-	8			
	113+14-	14	↑	↑	↑	↑	↑	↑	ns	13	14	-	8			
Rise Time	1+	14,15	0.8	2.8	0.8	2.5	0.9	2.9	ns	9	14,15	-	8			
	1-	14,15	0.5	2.4	0.5	2.2	0.5	2.6	ns	9	14,15	-	8			
	1-	14,15	0.5	2.4	0.5	2.2	0.5	2.6	ns	9	14,15	-	8			

○ Notes appear on page following Electrical Characteristics tables




Fig. 5 Switching time waveforms (set/reset to Q/\bar{Q} , switch S1 in position shown in Fig. 4)




Fig. 6 Switching time waveforms (clock to Q/\bar{Q} , switch S1 in opposite position to that shown in Fig. 4)

SP1668

DUAL CLOCKED LATCH

This device is a Dual Clocked Latch/R-S Flip-Flop. Whenever the Clock is low, the R-S inputs control the output stage. Whenever the Clock is high, the output follows the data (D) input.

TRUTH TABLE

S	R	D	C	Q _{n+1}
0	0	∅	0	Q _n
1	0	∅	0	1
0	1	∅	0	0
1	1	∅	0	**
∅	∅	0	1	0
∅	∅	1	1	1

** Output stage not defined
∅ Don't care

POSITIVE LOGIC




Fig.1 Logic diagram of SP1668




Fig.2 Circuit diagram

ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear ft/min should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0 Vdc.

Characteristic	Symbol	Pin Under Test	SP1668 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						VCC/ Gnd					
			-30°C		+25°C		+85°C		-30°C		+25°C		+85°C			V _{IH} max	V _{IH} min	V _{IL} max	V _{IL} min	V _{EE}
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max						
Power Supply Drain Current	I _{EH} (Z1)	8	-	-	-	55	-	-	-	-	-	-	-	-	-	-	-	-	-	
Input Current	I _{in} H	11,12,13	-	-	-	0.225	-	-	-	-	-	-	-	-	-	-	-	-	-	
	I _{in} L	11,12,13	-	-	-	0.500	-	-	-	-	-	-	-	-	-	-	-	-	-	
"0" Logic "1" Output Voltage	V _{OH}	15	-1.045	-0.875	-0.960	-1.810	-0.890	-0.700	-	-	-	-	-	-	-	-	-	-	-	
		15	-1.045	-0.875	-0.960	-1.810	-0.890	-0.700	-	-	-	-	-	-	-	-	-	-	-	
"0" Logic "0" Output Voltage	V _{OL}	15	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	-	-	-	-	-	-	-	-	-	-	-	
Output Logic		15	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	-	-	-	-	-	-	-	-	-	-	-	
"0" Logic "1" Output Voltage	V _{OH}	14	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	-	-	-	-	-	-	-	-	-	-	-	
Output Voltage		14	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	-	-	-	-	-	-	-	-	-	-	-	
"0" Logic "0" Output Voltage	V _{OL}	14	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	-	-	-	-	-	-	-	-	-	-	-	
Output Voltage		14	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	-	-	-	-	-	-	-	-	-	-	-	
"0" Logic "1" Output Threshold Voltage	V _{OH} A	15	-1.065	-	-	-	-0.910	-	-	-	-	-	-	-	-	-	-	-	-	
Threshold Voltage		15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
"0" Logic "0" Output Threshold Voltage	V _{OL} A	15	-1.630	-	-	-	-1.600	-	-	-	-	-	-	-	-	-	-	-	-	
Threshold Voltage		15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
"0" Logic "1" Output Threshold Voltage	V _{OL} A	14	-1.065	-	-	-	-0.980	-	-	-	-	-	-	-	-	-	-	-	-	
Threshold Voltage		14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
"0" Logic "0" Output Threshold Voltage	V _{OL} A	14	-1.630	-	-	-	-1.600	-	-	-	-	-	-	-	-	-	-	-	-	
Threshold Voltage		14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Switching Times (50 Ω Load) Clock Input		15	1.0	2.7	1.0	2.5	1.1	2.8	-	-	-	-	-	-	-	-	-	-	-	
		15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Rise Time	t _r	14,15	0.8	2.8	0.9	2.5	0.9	2.9	-	-	-	-	-	-	-	-	-	-	-	
Fall Time	t _f	14,15	0.5	2.4	0.5	2.2	0.5	2.6	-	-	-	-	-	-	-	-	-	-	-	
Set Input		15	1.0	2.5	1.1	2.3	1.1	2.7	-	-	-	-	-	-	-	-	-	-	-	
		14	1.0	2.5	1.1	2.3	1.1	2.7	-	-	-	-	-	-	-	-	-	-	-	
Reset Input		14	1.0	2.5	1.1	2.3	1.1	2.7	-	-	-	-	-	-	-	-	-	-	-	
		15	1.0	2.5	1.1	2.3	1.1	2.7	-	-	-	-	-	-	-	-	-	-	-	

Notes appear on page following Electrical Characteristics tables.

① I_E is measured with no output pulldown resistors.

② Test voltage applied to pin under test.

③ Apply V_{in1} to S (V_{IH} to V_{IL}).

④ Apply Sequentially: V_{in1} to R (V_{IH} to V_{IL})
 V_{in2} to C (V_{IH} V_{IL})
 V_{in3} to D (V_{IH} to V_{IL})

⑤ Apply V_{in1} to R (V_{IH} to V_{IL})

⑥ Apply Sequentially: V_{in1} to S (V_{IH} to V_{IL})
 V_{in2} to C (V_{IH} V_{IL})

⑦ Apply Sequentially: V_{in1} to R (V_{IH} to V_{IL})
 V_{in2} to C (V_{IH} V_{IL})




Fig. 3 Notes referred to in electrical characteristics

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable.




Fig. 4 Switching time test circuit




Fig. 5 Switching time waveforms (set/reset to Q/Q-bar, switch S1 in position shown in Fig. 3)




Fig. 6 Switching time waveforms (clock to Q/Q-bar, switch S1 in position opposite to that shown in Fig. 3)

SP1670

MASTER/SLAVE TYPE D FLIP-FLOP

The SP1670 is a D-type Master-Slave Flip-Flop designed for use in high speed digital applications. Master-slave construction renders the SP1670 relatively insensitive to the shape of the clock waveform, since only the voltage levels at the clock inputs control the transfer of information from data input (D) to output.

When both clock inputs (C1 and C2) are in the low state, the data input affects only the Master portion of the flip-flop. The data present in the Master is transferred to the Slave when clock inputs (C1 OR C2) are taken from a low to a high level. In other words, the output state of the flip-flop changes on the positive transition of the clock pulse.

While either C1 OR C2 is in the high state the Master (and data input) is disabled.

Asynchronous Set (S) and Reset (R) override Clock (C) and Data (D) inputs.

Input pull-down resistors eliminate the need to tie unused inputs to V_{EE} .




Fig. 1 Logic diagram

FEATURES

- Toggle Frequency > 300 MHz
- ECL 10000- Compatible
- 50Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems

TRUTH TABLE				
R	S	D	C	Q_{n+1}
L	H	ϕ	ϕ	H
H	L	ϕ	ϕ	L
H	H	ϕ	ϕ	N.D.
L	L	L	L	Q_n
L	L	L	\nearrow	L
L	L	L	H	Q_n
L	L	H	L	Q_n
L	L	H	\nearrow	H
L	L	H	H	Q_n

ϕ = Don't Care
ND = Not Defined
C = C1 + C2





Fig. 2 Timing diagram

ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the d.c. specifications shown in the characteristics table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear ft/min is maintained. Outputs are terminated through a 50Ω resistor to -2.0 volts.

Characteristic	Symbol	Pin Under Test	SP1670 Test Limits						TEST VOLTAGE VALUES (Volts)					P ₁	P ₂	P ₃	V _{CC} Gnd		
			-30°C		+25°C		+85°C		TEST VOLTAGE APPLIED TO PINS LISTED BELOW:										
			Min	Max	Min	Max	Min	Max	V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{EE}						
Power Supply Drain	I _E	8	—	—	—	48	—	—	mAdc	7,9	—	—	—	—	8	—	—	—	1,16
Input Current	I _{in}	H	4	—	—	—	550	—	—	μAdc	4	—	—	—	8	—	—	—	1,16
		L	5	—	—	—	550	—	—	μAdc	5	—	—	—	8	—	—	—	1,16
Logic "1" Output Voltage	V _{OH}	2	—	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	Vdc	—	4,7,11	—	—	8	9	5	—	1,16
		3	—	—	—	—	—	—	—	—	11	5,9	—	—	—	7	4	—	—
Logic "0" Output Voltage	V _{OL}	2	—	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	Vdc	11	5,7	—	—	8	9	4	—	1,16
		3	—	—	—	—	—	—	—	—	11	4,9,11	—	—	—	7	5	—	—
Logic "1" Threshold Voltage	V _{OHA}	2	—	-1.065	—	-0.980	—	-0.910	—	Vdc	—	4,7,11	—	—	8	9	—	5	1,16
		3	—	—	—	—	—	—	—	—	11	5,9	—	—	—	7	—	4	—
Logic "0" Threshold Voltage	V _{OLA}	2	—	-1.630	—	-1.600	—	-1.555	—	Vdc	11	5,7	—	—	8	9	—	4	1,16
		3	—	—	—	—	—	—	—	—	11	4,9,11	—	—	—	7	—	5	—
Switching Parameters	Clock to Output Delay (See Figure 1)	19+2+	9,2	—	—	—	—	—	—	ns	—	—	—	—	—	—	—	—	—
		19+2-	9,2	1.0	2.7	1.1	2.5	1.1	2.9	—	—	—	—	—	8	—	—	—	—
Set to Output Delay (See Figure 2)	Reset to Output Delay (See Figure 2)	15+3-	9,3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
		15+2-	5,2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Output Rise Time (See Figure 2)	Fall Time (See Figure 2)	14+2-	4,2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
		14+3-	4,3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Set Up Time (See Figure 3)	Hold Time (See Figure 3)	1 ₁ 1 ₁ 1 ₁	2	—	—	—	—	0.4	—	—	—	—	—	—	—	—	—	—	—
		1 ₁ 0 ₁ 1 ₁	2	—	—	—	—	0.5	—	—	—	—	—	—	—	—	—	—	—
Toggle Frequency (See Figure 4)	f _{Top}	14 ₁ 1 ₁ 1 ₁	2	—	—	—	—	0.3	—	—	—	—	—	—	—	—	—	—	—
		14 ₁ 0 ₁ 1 ₁	2	—	—	—	—	0.5	—	—	—	—	—	—	—	—	—	—	—
		2	270	—	—	300	—	270	—	MHz	—	—	—	—	—	—	—	—	—






Fig. 3 Propagation delay test circuit




Fig. 4 Clock delay waveforms at +25°C






Fig. 5 Set/reset delay waveform at +25°C




ALL INPUT AND OUTPUT CABLES TO THE SCOPE ARE EQUAL LENGTHS OF 50-OHM COAXIAL CABLE.

Set-up and hold time test circuit



Set-up time waveforms at +25°C



Hold time waveforms at +25°C

Fig. 6 Set-up and hold time test circuit

Set up time is the minimum time before the positive transition of the clock pulse (C) that information must be present at the data (D) input.

Hold time is the minimum time after the positive transition of the clock (C) that information must remain unchanged at the data (D) input.




Fig. 7 Toggle frequency test circuit




Fig. 8 Toggle frequency waveforms

The maximum toggle frequency of the SP1670 has been exceeded when either:

1. The output peak-to-peak voltage swing falls below 600mV
- OR
2. The device ceases to toggle (divide by two). V_{Bias} is defined by the test circuit Fig. 7 and by the waveform in Fig. 8.

Figures 9 and 10 illustrate minimum clock pulse width recommended for reliable operation of the SP1670




Fig. 9 Minimum 'down time' to clock (Output load = 50Ω)




Fig. 10 Minimum 'up time' to clock (Output load = 50Ω)

Temperature	-30°C	+25°C	+85°C
V_{Bias}	+0.660V	+0.710V	+0.765V

Table 1 Variation of V_{Bias} with temperature

Operation of the Master-Slave Type D Flip-Flop

In the circuit of Figure 11 assume that initially Q, C, R, S and D are at 0 levels and that \bar{Q} is at the 1 level. Since the clock is low, transistors TR3 and TR22 are conducting. In the slave section only transistors TR25 and TR26 are in series with TR22. The output of the slave section is fed back to these two transistors in order to form a latch. Thus, when the clock is low, the output state of the slave is maintained. In the master section, the current path is through TR3 and TR9.

Now assume that the data input goes high. The high-input signal on the base of TR4 causes it to conduct, and TR9 to turn off. The voltage drop across resistor RC1 causes a low-state voltage on the base and therefore on the emitter of TR11. Since there is essentially no current flow through RC2, the base of transistor TR10 is in a high state. This is reflected in the emitter, and in turn is transferred to the base of TR6. TR6 is biased for conduction but, since there is no current path, does not conduct.

Now allow the clock to go high. As the clock signal rises, transistor TR2 turns on and transistor TR3 turns off. This provides a current path for the common-emitter transistors TR5, TR6, TR7, and TR8. Since the bases of all these devices except TR6 are in the low state, current flow is through TR6. This maintains the base and emitter of TR11 low, and the base and emitter of TR10 high. The high state on TR10 is transferred to TR23 of the slave section. As the clock continues to rise TR21 begins to turn on and TR22 to turn off. (Reference voltages in the master and slave units are slightly offset to ensure prior clocking of the master section.) With transistor TR21 conducting and the base of TR23 in a high state, the current path now includes TR21, TR23, and resistor RC3. The voltage drop across the resistor places a low state voltage on the base, and therefore

the emitter, of TR30. The lack of current flow through RC4 causes a high state input to the base of TR29. These states are fed back to the latch transistors, TR25 and TR26.

As the clock voltage falls, transistor TR21 turns off and TR22 turns on. This provides a current path through the latch transistors, locking-in the slave output.

In the master section the falling clock voltage turns on transistor TR3 and turns off TR2. This enables the input transistor TR4 so that the master section will again track the D input.

The separation of thresholds between the master and slave flip-flops is caused by R8. The current through this resistor produces an offset between the thresholds of the transistor pairs TR2:TR3 and TR21:TR22. This offset disables the D input of the master flip-flop prior to the enabling of the information transfer from master to slave via transistors TR23 and TR28. This disabling operation prevents false information from being transferred directly from master to slave during the clock transition, particularly if the D input changes at this time (such as in a counting operation where the \bar{Q} output is tied back to D). The offsetting resistor also allows a relatively slow-rising clock waveform to be used without the danger of losing information during the transition of the clock.

The set and reset inputs are symmetrically connected. Therefore, their action is similar although results are opposite. As a logic 1 level is applied to the S input transistor, TR2 begins to conduct because its base is now being driven through TR19 which is in turn connected to S. Transistor TR5 is now on and the feedback devices TR6 and TR7 latch this information into the master flip-flop. A similar action takes place in the slave with transistors TR21, TR24, TR25, and TR26.




Fig. 11 SP1670 Circuit diagram

SP1672

TRIPLE 2-INPUT EXCLUSIVE-OR GATE

This three gate array is designed to provide the positive logic Exclusive-OR function in high speed applications. These devices contain a temperature compensated internal bias which insures that the threshold point remains in the centre of the transition region over the temperature range (-30°C to +85°C). Input pull-down resistors eliminate the need to tie unused inputs to VEE.




Fig. 1 Logic diagram of SP1672




Fig. 2 Switching time test circuit and waveforms at +25°C

ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0 Vdc.

Characteristic	Symbol	Pin Under Test	SPI672 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							
			-30°C		+25°C		+85°C		V _{IH} max		V _{IH} min		V _{IHL} max		V _{IHL} min	
			Min	Max	Min	Max	Min	Max	All Inputs	μA _{DC}	μA _{DC}	μA _{DC}	μA _{DC}	μA _{DC}	μA _{DC}	μA _{DC}
Power Supply Drain Current	I _E	8	-	-	-	55	-	-	mADC	-	-	-	-	8	1,16	
Input Current	I _{in} H	3,11,13	-	-	-	270	-	-	μA _{DC}	-	-	-	-	8	1,16	
	I _{in} L	5,6,7	-	-	-	0.5	-	-	μA _{DC}	-	-	-	-	8	1,16	
Logic '1' Output Voltage	V _{OH}	2	1.045	0.960	-0.875	-0.890	-0.910	-0.990	Vdc	3	5	3	5	8	1,16	
Logic '0' Output Voltage	V _{OL}	2	-1.950	-1.850	-1.830	-1.830	-1.830	-1.830	Vdc	3.5	3.5	3.5	3.5	8	1,16	
Logic '1' Threshold Voltage	V _{OHA}	2	-1.085	-	-0.980	-	-0.910	-	Vdc	-	-	3	5	8	1,16	
Logic '0' Threshold Voltage	V _{OLA}	2	-1.085	-	-0.980	-	-0.910	-	Vdc	-	-	5	3	8	1,16	
Switching Threshold Voltage		2	-	-	-1.630	-	-1.600	-	Vdc	-	-	3.5	-	8	1,16	
Propagation Delay		2	2.0	1.8	1.8	1.8	1.8	2.3	ns	-	-	-	-	8	1,16	
Rise Time	1 ² -1 ²	2	-	2.0	-	1.9	-	2.4	ns	-	-	-	-	8	1,16	
	1 ³ -2 ²	2	-	2.1	-	1.9	-	2.4	ns	-	-	-	-	8	1,16	
	1 ³ -2 ²	2	-	2.1	-	1.9	-	2.4	ns	-	-	-	-	8	1,16	
	1 ⁵ -2 ²	2	-	2.5	-	2.3	-	2.8	ns	-	-	-	-	8	1,16	
	1 ⁵ -2 ²	2	-	2.7	-	2.5	-	2.9	ns	-	-	-	-	8	1,16	
Fall Time	1 ² -1 ²	2	-	2.4	-	2.2	-	2.6	ns	-	-	-	-	8	1,16	

① Test Temperature
 -30°C
 +25°C
 +85°C

TEST VOLTAGE VALUES (V_{OH})

TEST VOLTAGE APPLIED TO PINS LISTED BELOW:

¹ Individually test each input applying V_{IH} or V_{IL} to input under test.

SP1674

TRIPLE 2-INPUT EXCLUSIVE-NOR GATE

This three gate array is designed to provide the positive logic Exclusive-NOR function in high speed applications. These devices contain a temperature compensated internal bias which insures that the threshold point remains in the centre of the transition region over the temperature range (-30°C to +85°C). Input pull-down resistors eliminate the need to tie unused inputs to VEE.




Fig. 1 Logic diagram of SP1674




Fig. 2 Switching time test circuit and waveforms at +25°C

ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0 Vdc.

⊙ Test Temperature

Characteristic		Pin Under Test	SP1674 Test Limits						TEST VOLTAGE VALUES									
			-30°C		+25°C		+85°C		-30°C		+25°C		+85°C		TEST VOLTAGE APPLIED TO PINS LISTED BELOW			
			Min	Max	Min	Max	Min	Max	V _{IHmax}	V _{ILmin}	V _{IHmin}	V _{ILmax}	V _{IHmax}	V _{ILmin}	V _{IHmin}	V _{ILmax}		
Power Supply Drain Current	I _E	8	-	-	-	55	-	-	-	-	-	-	-	-	-	8	1,16	
Input Current	I _{inH}	3,11,13	-	-	-	350	-	-	-	-	-	-	-	-	-	-	8	1,16
	I _{inL}	*	-	-	-	270	-	-	-	-	-	-	-	-	-	-	8	1,16
	I _{inL}	*	-	-	-	0.5	-	-	-	-	-	-	-	-	-	-	8	1,16
Logic "1" Output Voltage	VOH	2	-1.045	-0.875	-0.960	-0.810	-0.890	-0.890	-0.700	V _{dc}	3.5	3.5	-	-	-	8	1,16	
	VOL	2	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	V _{dc}	-	-	-	-	-	-	8	1,16	
Logic "0" Output Voltage	VOL	2	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	V _{dc}	3	5	-	-	-	-	8	1,16	
	VOL	2	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	V _{dc}	5	3	-	-	-	-	8	1,16	
Logic "1" Threshold Voltage	V _{OHA}	2	-1.065	-	-0.980	-	-0.910	-	V _{dc}	-	-	-	-	-	-	8	1,16	
	V _{OLA}	2	-1.065	-	-0.980	-	-0.910	-	V _{dc}	-	-	-	-	-	-	8	1,16	
Logic "0" Threshold Voltage	V _{OLA}	2	-	-1.630	-	-1.600	-	-1.555	V _{dc}	-	-	-	-	-	-	8	1,16	
	V _{OLA}	2	-	-1.630	-	-1.600	-	-1.555	V _{dc}	-	-	-	-	-	-	8	1,16	
Switching Times (50 Ω Load) Propagation Delay	t ₃₊₂₊	2	-	2.0	-	1.8	-	2.3	ns	-	-	-	-	-	3	2	8	1,16
	t ₃₋₂₊	2	-	2.0	-	1.8	-	2.3	ns	-	-	-	-	-	3	2	8	1,16
	t ₃₊₂₋	2	-	2.1	-	1.9	-	2.4	ns	-	-	-	-	-	3	2	8	1,16
	t ₃₋₂₋	2	-	2.1	-	1.9	-	2.4	ns	-	-	-	-	-	3	2	8	1,16
	t ₅₊₂₊	2	-	2.5	-	2.3	-	2.8	ns	-	-	-	-	-	3	2	8	1,16
	t ₅₋₂₊	2	-	2.5	-	2.3	-	2.8	ns	-	-	-	-	-	3	2	8	1,16
	t ₅₋₂₋	2	-	2.5	-	2.3	-	2.8	ns	-	-	-	-	-	3	2	8	1,16
Rise Time	t ₂₊	2	-	2.7	-	2.5	-	2.9	ns	-	-	-	-	-	3	2	8	1,16
Fall Time	t ₂₋	2	-	2.4	-	2.2	-	2.6	ns	-	-	-	-	-	3	2	8	1,16

* Individually test each input applying V_{IH} or V_{IL} to input under test.

SP1692

QUAD LINE RECEIVER

Four differential amplifiers with emitter followers, intended for use in sensing differential signals over long lines.

Input pull-down resistors are not provided

A V_{BB} reference voltage is available on pin 9.




Fig. 1 Logic diagram of SP1692




Fig. 2 Circuit diagram



SP16F60

DUAL 4-INPUT OR/NOR GATE

SP16F60 provides simultaneous OR-NOR output functions with the capability of driving 50 Ω lines. This device contains an internal bias reference voltage, ensuring that the threshold point is always in the centre of the transition region over the temperature range (-30°C to +85°C). Input pull-down resistors eliminate the need to tie unused inputs to VEE.

FEATURES

- Gate Switching Speed 550ps Typ.
- ECL III and ECL 10K Compatible
- 50Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation
- Pin and Power Compatible with SP1660




Fig. 1 Logic diagram

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems
- Nucleonics

ABSOLUTE MAXIMUM RATINGS

Power supply voltage VCC - VEE	8V
Base input voltage	0V to VEE
O/P source current	< 40mA
Storage temperature	-55°C to +150°C
Junction operating temperature	< -125°C




Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0 Vdc.

Characteristic	Symbol	Pin Under Test	SP16F60 Test Limits						Units	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:				V _{CC} (Gnd)				
			-30°C		+25°C		+85°C			V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max					
			Min	Max	Min	Max	Min	Max		V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}					
										V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max		V _{EE}			
Power Supply Drain Current	I _E	8	—	—	—	28	—	—	mA	-0.875	-1.830	-1.190	-1.515	-5.2	8	1.16		
Input Current	I _{in H}	+	—	—	—	350	—	—	μA	-0.810	-1.850	-1.095	-1.485	-5.2	8	1.16		
	I _{in L}	-	—	—	0.5	—	—	—	μA	-0.700	-1.830	-1.025	-1.440	-5.2	8	1.16		
NOR Logic 1 Output Voltage	V _{OH}	3	-1.045	-0.875	-0.960	-0.810	-1.890	-0.700	V	—	4	—	—	—	8	1.16		
NOR Logic 0 Output Voltage	V _{OL}	3	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	V	—	5	—	—	—	8	1.16		
		4	—	—	—	—	—	—	—	—	6	—	—	—	—	—		
		5	—	—	—	—	—	—	—	—	6	—	—	—	—	—		
		6	—	—	—	—	—	—	—	—	7	—	—	—	—	—		
OR Logic 1 Output Voltage	V _{OH}	2	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	V	—	4	—	—	—	8	1.16		
		4	—	—	—	—	—	—	—	—	5	—	—	—	—	—		
		5	—	—	—	—	—	—	—	—	6	—	—	—	—	—		
		6	—	—	—	—	—	—	—	—	7	—	—	—	—	—		
OR Logic 0 Output Voltage	V _{OL}	2	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	V	—	4	—	—	—	8	1.16		
		4	—	—	—	—	—	—	—	—	5	—	—	—	—	—		
		5	—	—	—	—	—	—	—	—	6	—	—	—	—	—		
		6	—	—	—	—	—	—	—	—	7	—	—	—	—	—		
NOR Logic 1 Threshold Voltage	V _{OHA}	3	-1.065	—	-0.980	—	-0.910	—	V	—	—	—	—	4	8	1.16		
		4	—	—	—	—	—	—	—	—	—	—	—	5	—	—		
		5	—	—	—	—	—	—	—	—	—	—	—	6	—	—		
		6	—	—	—	—	—	—	—	—	—	—	—	7	—	—		
NOR Logic 0 Threshold Voltage	V _{OLA}	3	—	-1.630	—	-1.600	—	-1.555	V	—	—	4	—	—	8	1.16		
		4	—	—	—	—	—	—	—	—	—	—	—	5	—	—		
		5	—	—	—	—	—	—	—	—	—	—	—	6	—	—		
		6	—	—	—	—	—	—	—	—	—	—	—	7	—	—		
OR Logic 1 Threshold Voltage	V _{OHA}	2	-1.065	—	-0.980	—	-0.910	—	V	—	—	—	—	4	8	1.16		
		4	—	—	—	—	—	—	—	—	—	—	—	5	—	—		
		5	—	—	—	—	—	—	—	—	—	—	—	6	—	—		
		6	—	—	—	—	—	—	—	—	—	—	—	7	—	—		
OR Logic 0 Threshold Voltage	V _{OLA}	2	—	-1.630	—	-1.600	—	-1.555	V	—	—	—	—	4	8	1.16		
		4	—	—	—	—	—	—	—	—	—	—	—	5	—	—		
		5	—	—	—	—	—	—	—	—	—	—	—	6	—	—		
		6	—	—	—	—	—	—	—	—	—	—	—	7	—	—		
Switching Times (50Ω Load)	Propagation Delay	t _{d+3}	3	Typ	Max	Typ	Max	Typ	Max	Pulse In	Pulse Out	—	—	-3.2V	+2.0V	8	1.16	
		t _{d+2}	2	—	—	0.55	0.8	—	—	ns	4	3	—	—	—	—	8	1.16
Rise Time	20% to 80%	t _{r+2}	2	—	—	—	—	—	—	ns	4	2	—	—	—	—	8	1.16
		t _{r+1}	1	—	—	0.4	0.6	—	—	ns	4	3	—	—	—	—	8	1.16
Fall Time	20% to 80%	t _{f-2}	2	—	—	—	—	—	—	ns	4	2	—	—	—	—	8	1.16
		t _{f-1}	1	—	—	0.4	0.6	—	—	ns	4	3	—	—	—	—	8	1.16

* Individually test each input applying V_{IH} or V_{IL} to the input under test.




Fig. 3 Switching time test circuit and waveforms at +25°C

SP16F70

MASTER/SLAVE D TYPE FLIP-FLOP

The SP16F70 is a D-type Master-Slave Flip-Flop designed for use in high speed digital applications. Master-slave construction renders the SP16F70 relatively insensitive to the shape of the clock waveform, since only the voltage levels at the clock inputs control the transfer of information from data input (D) to output.

When both clock inputs (C1 and C2) are in the low state, the data input affects only the Master portion of the flip-flop. The data present in the Master is transferred to the Slave when clock inputs (C1 OR C2) are taken from a low to a high level. In other words, the output state of the flip-flop changes on the positive transition of the clock pulse.

While either C1 OR C2 is in the high state the Master (and data input) is disabled.

Asynchronous Set (S) and Reset (R) override Clock (C) and Data (D) inputs.

Input pull-down resistors eliminate the need to tie unused inputs to V_{EE}.

FEATURES

- Toggle Frequency >350MHz
- ECL 10000 Compatible
- 50Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems




Fig. 1 Logic diagram




Fig. 2 Timing diagram


TRUTH TABLE				
R	S	D	C	Q _{n+1}
L	H	φ	φ	H
H	L	φ	φ	L
H	H	φ	φ	N.D.
L	L	L	L	Q _n
L	L	L	L	L
L	L	L	H	Q _n
L	L	H	L	Q _n
L	L	H	H	H
L	L	H	H	Q _n

φ = Don't Care
 ND = Not Defined
 C = C1 + C2

ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the d.c. specifications shown in the characteristics table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear ft/min is maintained. Outputs are terminated through a 50Ω resistor to -2.0 volts.

Characteristic	Symbol	Pin Under Test	Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					P ₁	P ₂	P ₃	[V _{CC}] Gnd		
			-30°C		-25°C		-85°C			V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}						
			Min	Max	Min	Max	Min	Max												
			TEST VOLTAGE VALUES (Volts)																	
Power Supply Drain	I _E	8	—	—	—	48	—	—	—	—	—	—	—	—	—	—	—	—	—	
Input Current	I _{in H}	4	—	—	—	550	—	—	—	4	—	—	—	—	—	—	—	—	—	
		5	—	—	—	550	—	—	—	5	—	—	—	—	—	—	—	—	—	
		9	—	—	—	250	—	—	—	9	—	—	—	—	—	—	—	—	—	
		7	—	—	—	250	—	—	—	7	—	—	—	—	—	—	—	—	—	
	I _{in L}	4	—	—	0.5	—	—	—	—	9	4	—	—	—	—	—	—	—	—	
		5	—	—	—	—	—	—	—	9	5	—	—	—	—	—	—	—	—	
		9	—	—	—	—	—	—	—	7	9	—	—	—	—	—	—	—	—	
		7	—	—	—	—	—	—	—	9	7	—	—	—	—	—	—	—	—	
Logic "1" Output Voltage	V _{OH}	2	-1.045	-0.875	-0.960	-0.810	-0.890	-0.700	vdc	—	4.7, 11	—	—	—	8	9	5	—	1, 16	
		3	—	—	—	—	—	—	—	—	5.9	—	—	—	7	4	—	—	—	
		2	—	—	—	—	—	—	—	—	5.7	—	—	—	4	9	—	—	—	
		3	—	—	—	—	—	—	—	—	4.9, 11	—	—	—	5	7	—	—	—	
Logic "0" Output Voltage	V _{OL}	2	-1.890	-1.650	-1.850	-1.620	-1.830	-1.575	vdc	11	5.7	—	—	—	8	9	4	—	1, 16	
		3	—	—	—	—	—	—	—	—	4.9, 11	—	—	—	7	5	—	—	—	
		2	—	—	—	—	—	—	—	—	4.7, 11	—	—	—	5	9	—	—	—	
		3	—	—	—	—	—	—	—	—	5.9	—	—	—	4	7	—	—	—	
Logic "1" Threshold Voltage	V _{OH} A	2	-1.065	—	-0.980	—	-0.910	—	vdc	—	4.7, 11	—	—	—	8	9	—	5	1, 16	
		3	—	—	—	—	—	—	—	—	5.9	—	—	—	7	4	—	—	—	
		2	—	—	—	—	—	—	—	—	5.7	—	—	—	4	9	—	—	—	
		3	—	—	—	—	—	—	—	—	4.9, 11	—	—	—	5	7	—	—	—	
Logic "0" Threshold Voltage	V _{OL} A	2	—	-1.630	—	-1.600	—	-1.555	vdc	11	5.7	—	—	—	8	9	—	4	1, 16	
		3	—	—	—	—	—	—	—	—	4.9, 11	—	—	—	7	5	—	—	—	
		2	—	—	—	—	—	—	—	—	5.9	—	—	—	4	9	—	—	—	
		3	—	—	—	—	—	—	—	—	4.7	—	—	—	5	9	—	—	—	
Switching Parameters	Clock to Output Delay	19+2+	9.2	—	—	—	—	—	ns	—	—	—	—	—	—	—	—	—	—	
		19+2-	9.2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
		19+3+	9.3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
		19+3-	9.3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	Set to Output Delay	19+2+	5.2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
		19+3-	5.3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	Reset to Output Delay	14+2-	4.2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
		14+3+	4.3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	Output	Rise Time	t _r 10-90	2.3	0.9	2.7	1.0	2.5	1.0	2.9	—	—	—	—	—	—	—	—	—	—
		Fall Time	t _f 90-10	2.3	0.5	2.1	0.6	1.9	0.6	2.3	—	—	—	—	—	—	—	—	—	—
	Set Up Time	t ₁ "1"	2	—	—	—	—	—	—	—	—	6	—	—	—	—	—	—	—	—
		t ₁ "0"	2	—	—	—	—	0.4	—	—	—	6	—	—	—	—	—	—	—	—
Holt Time	t ₀₁ "1"	2	—	—	—	—	0.3	—	—	—	6	—	—	—	—	—	—	—	—	
	t ₀₁ "0"	2	—	—	—	—	0.5	—	—	—	6	—	—	—	—	—	—	—	—	
Toggle Frequency	f _{Toggle}	2	350	—	350	—	350	—	MHz	—	—	—	—	—	—	—	—	—	—	



SP9131

520 MHz DUAL TYPE D MASTER SLAVE FLIP-FLOP

The SP9131 is a dual master slave type D flip-flop which is pin-for-pin compatible with the rECL10131, but with improved dynamic performance and increased power dissipation.

R-S TRUTH TABLE

R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	N.D.

CLOCKED TRUTH TABLE

C	D	Q_{n+1}
L	\emptyset	Q_n
H	L	L
H	H	H


\emptyset = Don't Care

C = $\bar{C}_E + C_c$.

A clock H is a clock transition from a low to a high state.


$P_D = 364\text{mW}$

$f_{Tog} = 520\text{MHz (typ)}$



VCC1 = Pin 1
VCC2 = Pin 16
VEE = Pin 8


Fig. 1 Logic diagram



50-ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be $< \frac{1}{2}$ inch from TP_{in} to input pin and TP_{out} to output pin.

Fig. 2 Toggle frequency test circuit



50-ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be $< \frac{1}{2}$ inch from TP_{in} to input pin and TP_{out} to output pin.

NOTE:
 t_{setup} is the minimum time before the positive transition of the clock pulse (C) that information must be present at the data input (D).
 t_{hold} is the minimum time after the positive transition of the clock pulse (C) that information must remain unchanged at the data input (D).

Fig. 3 Switching time test circuit and waveforms at +25°C

SP9680

ULTRA FAST COMPARATOR

The SP9680 is an ultra fast comparator manufactured using a high performance bipolar process which makes possible very short propagation delays (2.4ns typ.).

The circuit has differential inputs and complementary ECL outputs, capable of driving 50 Ω lines.

The device is manufactured in a low cost mini-dip package and is intended as an alternative to the faster SP9685 in applications where performance premium and the latch facility are not required.

FEATURES

- Propagation Delay 2.4ns Typ.
- Complementary ECL Outputs
- 50 Ω Line Driving Capability
- Excellent Common Mode Rejection
- 8-Lead Plastic Package

QUICK REFERENCE DATA

- Supply Voltages +5, -5.2V
- Operating Temperature Range -30°C to +70°C




Fig. 1 Pin connections




Fig. 2 Functional diagram




Fig. 3 SP9680 circuit diagram

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

$T_{amb} = 25^{\circ}\text{C}$

$V_{CC} = 5.00\text{V} \pm 0.25\text{V}$

$V_{EE} = -5.2\text{V} \pm 0.25\text{V}$

$R_L = 50\ \Omega$

$V_T = -2.0\text{V}$ (See Fig. 2)

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Input offset voltage	-6		+6	mV	} 100mV pulse, 10mV overdrive
Input bias current		20	40	μA	
Input offset current			10	μA	
Supply current I_{CC}		18	25	mA	
I_{EE}		22	35	mA	
Total power dissipation		200	300	mW	
Input to Q output delay		2.4	4	ns	
Input to \bar{Q} output delay		2.4	4	ns	
Common mode rejection ratio	-2		+2	V	
Output logic levels		80		dB	
Output HIGH	-0.96		-0.81	V	
Output LOW	-1.85		-1.65	V	
Input capacitance		3.5		pF	
Input resistance	50			$\text{k}\Omega$	
Operating temperature range	-30		+70	$^{\circ}\text{C}$	

ABSOLUTE MAXIMUM RATINGSPositive supply voltage V_{CC} +6VNegative supply voltage V_{EE} -6V

Output current 30mA

Input voltage $\pm 5\text{V}$ Differential input voltage $\pm 5\text{V}$ Storage temperature -55°C to $+125^{\circ}\text{C}$

SP9685

ULTRA FAST COMPARATOR

The SP9685 is an ultra-fast comparator manufactured with a high performance bipolar process which makes possible very short propagation delays (2.2ns typ.). The circuit has differential inputs and complementary outputs fully compatible with ECL logic levels. The output current capability is adequate for driving 50 Ω terminated transmission lines. The high resolution available makes the device ideally suited to analogue-to-digital signal processing applications.

A latch function is provided to allow the comparator to be used in a sample-hold mode. When the latch enable input is ECL high, the comparator functions normally. When the latch enable is driven low, the outputs are forced to an unambiguous ECL logic state dependent on the input conditions at the time of the latch input transition. If the latch function is not used, the latch enable may be connected to ground.

The device is pin compatible with the AM685 but operates from conventional +5V and -5.2V rails.

FEATURES

- Propagation Delay 2.2ns typ.
- Latch Set-up Time 1ns max.
- Complementary ECL Outputs
- 50 Ω Line Driving Capability
- Excellent Common Mode Rejection
- Pin Compatible with AM685 – But Faster

QUICK REFERENCE DATA

- Supply voltages +5V, -5.2V
- Operating temperature range -30°C to +85°C

ABSOLUTE MAXIMUM RATINGS

Positive supply voltage	6V
Negative supply voltage	-6V
Output current	30mA
Input voltage	$\pm 5V$
Differential input voltage	$\pm 5V$
Power dissipation	300mW
Storage	-55°C to +150°C
Lead temperature (soldering 60 sec)	300°C




Fig. 1 Pin connections




Fig. 2 Functional diagram

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

- $T_{AMB} = 25^{\circ}C$
- $V_{CC} = +5.0V \pm .25V$
- $V_{EE} = -5.2V \pm .25V$
- $R_L = 50 \Omega$

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Input offset voltage	-5		+5	mV	Rs < 100 Ω } 100 mV pulse 10 mV overdrive
Input bias current		10	20	μA	
Input offset current			5	μA	
Supply currents I_{CC}		19	23	mA	
I_{EE}		23	34	mA	
Total power dissipation		210	300	mW	
Min. latch set-up time (t_s)		0.5	1	ns	
Input to Q output delay (t_{pd})		2.2	3	ns	
Input to \bar{Q} output delay (t_{pd})		2.2	3	ns	
Latch to Q delay $t_{pd}(E)$		2.5	3	ns	
Latch to \bar{Q} delay $t_{pd}(E)$		2.5	3	ns	
Min. latch pulse width $t_{pw}(E)$		2	3	ns	
Min. hold time (t_h)			1	ns	
Common mode range	-2.5		+2.5	V	
Input capacitance		3		pF	
Input resistance	60			k Ω	
Output logic levels				V	
Output High	-.96		-.81	V	
Output Low	-1.85		-1.65	V	
Common mode rejection ratio	80			dB	
Supply voltage rejection ratio	60			dB	




Fig. 3 Timing diagram

OPERATING NOTES

Timing diagram

The timing diagram, Figure 3, shows in graphic form a sequence of events in the SP9685. It should not be interpreted as 'typical' in that several parameters are multi-valued and the worst case conditions are illustrated. The top line shows two latch enable pulses, high for 'compare', and low for latch. The first pulse is used to highlight the 'compare' function, where part of the input action takes place in the compare mode. The leading edge of the input signal, here illustrated as a large amplitude, small overdrive pulse switches the comparator over after a time t_{pd} . Output Q and \bar{Q}

transitions are essentially similar in timing. The input signal must occur at a time t_s before the latch falling edge, and must be maintained for a time t_h after the latch falling edge, in order to be acquired. After t_h , the output ignores the input status until the latch is again strobed. A minimum latch pulse width $t_{pw}(E)$ is required for the strobe operation, and the output transitions occur after a time $t_{pd}(E)$.

Measurement of propagation and latch delays

A simple test circuit is shown in Figure 4. The operating sequence is:

1. Power up and apply input and latch signals. Input = 100mV square wave, latch ECL levels. Connect monitoring scope(s).
2. Select 'offset null'.

3. Adjust offset null potentiometer for an output which switches evenly between states on clock pulses.
4. Measure input/output and latch/output delays at 5mV offset, 10mV offset and 25mV offset.




Fig. 4 SP9685 test circuit




Fig. 5 Open loop gain as a function of frequency




Fig. 6 Propagation delay, latch to output as a function of overdrive




Fig. 7 Propagation delay, input to output as a function overdrive




Fig. 8 Set-up time as a function of temperature




Fig. 9 Set-up time as a function of input overdrive




Fig. 10 Propagation delay, input to output as a function of temperature




Fig. 11 Propagation delay, latch to output as a function of temperature




Fig. 12 Output rise and fall times as a function of temperature




Fig. 13 Input bias currents as a function of temperature




Fig. 14 Output levels as a function of temperature




Fig. 15 Response to various input signal levels

SP9687

ULTRA FAST DUAL COMPARATOR

The SP9687 is an ultra-fast, dual comparator manufactured with a high performance bipolar process which makes possible very short propagation delays (2.2ns typ.). The circuit has differential inputs and complementary outputs fully compatible with ECL logic levels. The output current capability is adequate for driving 50Ω terminated transmission lines. The high resolution available makes the device ideally suited to analogue-to-digital signal processing applications.

A latch function is provided to allow the comparator to operate in the follow-hold or sample-hold mode. The latch function inputs are intended to be driven from the complementary outputs of a standard ECL gate. If LE is high, and \overline{LE} is low, the comparator function is in operation. When LE is driven low and \overline{LE} high, the outputs are locked into the logical states at the time of arrival of the latch signal. If the latch function is not used, LE must be connected to ground.

The device is pin compatible with the AM687 and operates from conventional +5V and -5.2V rails.

FEATURES

- Propagation Delay 2.2ns Typ.
- Latch Set-up Time 1ns max.
- Complementary ECL Outputs
- 50 Ω Line Driving Capability
- Excellent Common Mode Rejection
- Pin Compatible with AM687 – But Faster

ABSOLUTE MAXIMUM RATINGS

Positive supply voltage	6V
Negative supply voltage	-6V
Output current	30mA
Input voltage	±5V
Differential input voltage	±5V
Power dissipation	590mW
Storage	-55°C to +125°C
Lead temperature (soldering 60 sec)	300°C

OPERATING NOTES

Timing diagram

The timing diagram, Figure 3, shows in graphic form a sequence of events in the SP9687. It should not be interpreted as 'typical' in that several parameters are multi-valued and the worst case conditions are illustrated. The top line shows two latch enable pulses, high for 'compare', and low for latch. The first pulse is used to highlight the 'compare' function, where part of the input action takes place in the compare mode. The leading edge of the input signal, here illustrated as a large amplitude, small overdrive pulse, switches




Fig. 1 Pin connections




Fig. 2 Functional diagram

The outputs are open emitters, therefore external pulldown resistors are required. These resistors may be in the range of 50–200 Ω connected to -2.0V or 200–2000 Ω connected to -5.2V.

QUICK REFERENCE DATA

- Supply voltages +5V, -5.2V
- Operating temperature range -30°C to +85°C

the comparator over after a time t_{pd} . Output Q and \overline{Q} transitions are essentially similar in timing. The input signal must occur at a time t_s before the latch falling edge, and must be maintained for a time t_h after the latch-falling edge, in order to be acquired. After t_h , the output ignores the input status until the latch is again strobed. A minimum latch pulse with $t_{pw(L)}$ is required for the strobe operation, and the output transitions occur after a time $t_{pd(L)}$. The \overline{LE} input is omitted for clarity.

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

- $T_{AMB} = 25^{\circ}C$
- $V_{CC} = +5.00V \pm .25V$
- $V_{EE} = -5.20V \pm .25V$
- $R_L = 50 \Omega$
- $V_T = -2.0V$

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Input offset voltage	-5		+5	mV	$R_s < 100 \Omega$ } Note 3 } Nominal conditions } Notes 1,2 } 100 mV pulse } note 1 } 10 mV overdrive } } Notes 1,2
Input bias current		5	20	μA	
Input offset current		1	5	μA	
Supply currents I_{CC}		30	46	mA	
I_{EE}		54	68	mA	
Total power dissipation		430	590	mW	
Min. latch set-up time (t_s)		0.5	1	ns	
Input to Q output delay (t_{pd})		2.2	3	ns	
Input to \bar{Q} output delay (t_{pd})		2.2	3	ns	
Latch to Q delay $t_{pd}(E)$		2.5	3	ns	
Latch to \bar{Q} delay $t_{pd}(E)$		2.5	3	ns	
Min. latch pulse width $t_{pw}(E)$		2	3	ns	
Min. hold time (t_h)			1	ns	
Common mode range	-2.5		+2.5	V	
Output capacitance		3		pF	
Input resistance	60			k Ω	
Output logic levels					At nominal supply voltages
Output High	-.96		-.81	V	
Output Low	-1.85		-1.65	V	
Operating temperature range	-30 $^{\circ}$		+85 $^{\circ}$	$^{\circ}C$	
Common mode rejection ratio	80			dB	
Supply voltage rejection ratio	60			dB	

NOTES

1. These measurements are defined under conditions of a +100mV pulse with -10mV overdrive. The relationship between overdrive and delay is illustrated in Figs. 6 to 8.
2. Switching measurements involving the latch are particularly difficult to perform and cannot be tested in production. Circuit analysis shows that at least 95% of devices will meet these specifications.
3. Refers to the entire package. Other data in this table applies to each half device.




Fig. 3 Timing diagram

PERFORMANCE CURVES

Unless otherwise specified, standard conditions for all curves are $T_{AMB} = 25^{\circ}C$, $V_{CC} = 5.0V$, $V_{EE} = -5.2V$




Fig. 4 Open loop gain as a function of frequency




Fig. 5 Propagation delay, latch to output as a function of overdrive




Fig. 6 Propagation delay, input to output as a function of overdrive




Fig. 7 Set-up time as a function of input overdrive




Fig. 8 Set-up time as a function of temperature




Fig. 9 Propagation delay, input to output as a function of temperature




Fig. 10 Propagation delay, latch to output as a function of temperature




Fig. 11 Output rise and fall times as a function of temperature




Fig. 12 Input bias currents as a function of temperature




Fig. 13 Output levels as a function of temperature




Fig. 14 Response to various input signal levels.

SP9750

HIGH SPEED COMPARATOR

The SP9750 is a high speed comparator with a latch circuit and other facilities intended for use in the construction of fast A-D converter systems. The speed capability of the device is compatible with conversion rates of up to 100 Mega-samples per second. Input and output logic levels are ECL compatible.

FEATURES

- Latch Set-up Time 2ns Max.
- Max. Input Offset Voltage 5mV
- Propagation Delay 3ns (Typ.)
- ECL Compatible
- Comparator Output Gating
- Wired OR Decoding for 4 Bits
- Current Output Settling to 0.2% in 8ns

ABSOLUTE MAXIMUM RATINGS

Positive supply voltage	+5.5V
Negative supply voltage	-5.5V
Reference supply voltage	-8.5V
Reference current output	15 mA
Input voltage	±4V
Differential input voltage	±6V
Power dissipation	500 mW
Operating temperature range	-30°C to +85°C
Storage temperature range	-65°C to +150°C
Lead temperature (soldering 30 sec)	300°C

Logic input voltages to gate and latch VEE to 0




Fig. 1 Pin connections




Fig. 2 Block diagram of SP9750




Fig. 3 Timing diagram SP9750

DEFINITION OF TERMS

- t_s Minimum set-up time - the minimum time before the latch positive edge that the input must be in a given state for acquisition to take place.
- t_h Minimum hold time - the minimum time after the latch positive edge that the input must remain in one state for acquisition to take place.
- t_L Minimum latch enable pulse width - the minimum time for which the latch must remain low for acquisition to take place.

comparator chain provides the D to A conversion directly for the construction of converters of the parallel-series-parallel type.

The philosophy adopted in the SP9750 makes possible the construction of ultra-fast, high accuracy parallel-series-parallel converters by integrating a significant portion of the system function on the same chip as the comparator. The result is not only to reduce considerably the total hardware count but to reduce the propagation delays where they are most critical, and eliminate redundant operations.

OPERATING NOTES

1. The analogue output current (I_o) is set by means of an external setting resistor (R_{EXT}) and is equal to the reference voltage on Pin 9 ($-8V$ nominal), divided by $2 \times R_{EXT}$. The accuracy of this reference voltage must be consistent with the conversion accuracy required. The output (Pin 8) compliance is $-0.8V$ to $+5.0$ volts for correct operation.

2. This parameter is defined with $+100$ mV input and -10 mV overdrive, corrected to take account of the comparator offset, i.e. the switching threshold effectively is at OV on the input waveform. The relationship between setup time and overdrive is shown in Fig.7. The test circuit diagram, Fig. 4 indicates a method of performing this test.

3. Due to the relatively low gain of the comparator in the unclatched state, propagation measurements are defined with a 25 mV overdrive. The relationship between overdrive and delay is shown in Figs.5 and 6.

4. The gate input accepts an ECL drive. The outputs Q_1 to Q_4 are active when the gate input is at an ECL 'low' level, ($-1.75V$) and are switched by the internal circuitry. A 'high' gate input ($-0.9V$) switches the outputs to 'low', allowing the bussing of multiple devices onto the $Q_1 - Q_4$ rails.

5. Output settling times are measured at 10 mV overdrive conditions; larger overdrives produce shorter delays.

6. The test arrangement shown in Fig. 4 provides for a simple dynamic test of the SP9750 functions. When the switch is in position 1, the input offset voltage is nulled with the potentiometer, a condition detected by observing the output to be at the mid-point of its range (I_o or Q_o). The latch must be 'low' for this measurement. The offset voltage can be measured with a high impedance instrument. Positions 2, 3 and 4 provide increasing amounts of bias to the reference input corresponding to overdrives of 5mV, 10 mV, and 25 mV. For convenience of operation, the input analogue signal is referred to ground, and the reference input is set above ground, so that an input waveform which is positive going and referred to ground is all that is necessary. It should have an amplitude of (100 mV + overdrive voltage) and should have less than 5% overshoot. The risetime should be about 2 nS. Simple circuit modifications and a negative going signal would provide for inputs of opposite polarity. For accurate timing, the path length L_1 should be equal to $L_2 + L_3$ properly terminated.

Static (DC) measurements can also be performed on the same test arrangement.

Performance curves. Unless otherwise specified, standard conditions for all curves are $T_{AMB} = 25^\circ C$, $V_{CC} = 5.0V$, $V_{EE} = -5.2V$, $V_{REF} = -8.0V$, I_o load = 50Ω




Fig.5 Input to I_o output delay v. overdrive




Fig.6 Input to Q_o output delay v. overdrive




Fig.7 T_s v. overdrive setup time




Fig.8 Small signal gain v. frequency (to Q_o output). Latch input low.




Fig.9 Input to I_o output delay as a function of temperature




Fig.10 Input to Q_o output delay as a function of temperature




Fig.11 Latch enable to I_o 'on' delay as a function of temperature




Fig.12 Minimum set-up time as a function of temperature




Fig.13 Gate input to $Q_1 - Q_2$ delay variation with temperature




Fig.14 Input current variation with temperature




Fig.15 Analogue output current variation with temperature

SP9752

TWO BIT EXPANDABLE A TO D CONVERTER

The SP9752 is a circuit block containing four comparators with associated decoding logic intended for use in the construction of A-D converter systems where the ultimate in speed performance is required. Input and output logic levels are ECL compatible.

FEATURES

- Minimum Set-Up Time 2nS
- Maximum Input Offset 5mV
- Latch to Output Delay 4nS
- Maximum Clock Frequency 125 MHz
- Four Comparators in 16-Lead Pack
- On-Chip Decoding with Carry and Carry




Fig.1 Pin connections

ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise stated):

$$T_{AMB} = 20^{\circ}\text{C}$$

$$V_{CC} = 5.00\text{V} \pm 0.25\text{V}$$

$$V_{EE} = -7.00 \pm 0.25\text{V}$$

$$R_L = 50\Omega \text{ (equivalent)}$$

Characteristic	Value			Units	Conditions	
	Min.	Typ.	Max.			
Input offset voltage	-5		+5	mV	$R_{SOURCE} < 100\Omega$	
Input bias current		14	40	μA		
Reference input current		4	10	μA		
Supply current I_{CC}		41	60	mA		
Supply current I_{EE}		76	90	mA		
Total power dissipation		750		mW		
Min. latch set-up time			2	nS		
Latch to output delay		4		nS		Input o/d > 10mV
Min. hold time		4		nS		
Min. latch pulse width		4		nS		
Max. clock frequency		125		MHz		
Input capacitance		6.2		pF	Standard ECL 500 LFPM air flow	
Latch input capacitance		2.6		pF		
Common mode range	-2.0		+2.0	V		
Output logic levels				V		
Output high	-0.96		-0.81	V		
Output low	-1.85		-1.65	V		
Operating temp. range	-30°		+85°	°C		

GENERAL DESCRIPTION

Following the concept of the SP9750 and SP9685 high speed latched comparators, the SP9752 contains four comparator elements with master-slave latches in a configuration optimised for use in fast parallel, or combination series-parallel A-D converters. Each comparator has a relatively low gain in the track mode, followed by a latch stage conferring essentially infinite gain in the hold mode to produce an unambiguous decision. On-chip decoding logic converts the master latch outputs into binary coded format, then slave latches hold the information through the clock period for maximum system flexibility. The provision of a complementary carry out (Co) eases the decode logic requirement. It is anticipated that most system designs using the SP9752 will be realised in ECL 10k logic for high speed operation with a minimum package count. Logic inputs to, and outputs from, the device are fully ECL compatible.

The basic comparator circuit is shown in Fig.3. Transistors TR1A, TR1B, TR2A, TR2B provide high input impedance, low offset, modest gain in the track mode, but are switched off in 'hold' when the cross-coupled pair TR5A, TR5B provide the latch function.

The slave latches are essentially simplified versions of

the master latches. Master-slave action is determined by on-chip timing operations, and produces essentially glitch-free output conditions which are a pre-requisite of a successful multi-chip converter.

DYNAMIC TESTING

High speed testing of devices of this kind is necessarily a difficult undertaking and the suggested circuit shown in Fig.4 should be carefully constructed if accurate results are to be obtained. The test arrangement is designed to select a single comparator and to measure the response times from the latch to the outputs. Input to output delay are difficult to deal with due to the master/slave action; more relevant are the set-up and hold times.

Operation is as follows:

1. Select the comparator to be tested by S3.
2. Select position 1 on S2.
3. Adjust for a middle state of the outputs using S1. The output should be randomly triggered by noise into alternate states.
4. Set up offset (2mV, 5mV or 10mV) on S2 and measure the appropriate delays.
5. Repeat 1-4 on next comparator.




Fig.2 SP9752 block diagram




Fig.3 SP9752 basic comparator circuit diagram




Fig.4 Dynamic test box wiring

APPLICATIONS

5-bit ADC 125MHz

A five-bit all-parallel ADC is shown in Fig.5. Operation at 125MHz is possible with no missing codes. Analogue and latch inputs are distributed along transmission lines designed to have matched propagation delays, to minimise latch aperture error. In many applications this avoids the need for a separate sample and hold function. The system input voltage range is ± 1.5 volts at 50ohms. Encoding is by ECL 10k logic which is the prime speed limitation.

The use of master/slave latching retimes the outputs which are available for the whole clock period.

This converter concept can be extended in principle to nine bits, but practical considerations limit the usefulness in all-parallel systems to six or seven bits, as, for example, seven bits require 32 SP9752s eight bits require 64, etc. In addition, latch and input signal distribution of sufficient accuracy becomes difficult, particularly in relation to aperture error.




Fig.5 Block diagram of 5-bit A-D converter

SP9754

FOUR BIT EXPANDABLE A TO D CONVERTER

The SP9754 is a fast 4 bit A-D converter, expandable up to 8 bits without additional encoding circuitry.

It can convert at sample rates from DC to 110MHz, with analogue inputs up to Nyquist frequencies. All output levels are ECL compatible.

The latch function to the device provides on-chip sampling which allows the converter to operate without an external sample and hold. Data is clocked through the device in master/slave fashion, ensuring that all outputs are synchronous and valid for the complete clock period.

FEATURES

- No External Components For 4-Bit Conversion.
- 110 MHz Conversion Rate.
- On-Chip Encoding For Expansion To 8 Bits.
- No External Sample And Hold Needed.
- On-Chip Resistor Reference Divider.
- Bit Size 10-100mV.
- ECL Compatible.




Fig.1 Pin connections

ABSOLUTE MAXIMUM RATINGS

Positive supply voltage	+5.5V
Negative supply voltage	-7.5V
Operating temperature range	-30°C to 85°C
Storage temperature	-55°C to +125°C
Lead temperature (soldering 60s)	300°C




Fig.2 Functional diagram




Fig.3 8-bit all-parallel system

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

- $T_{AMB} = 25^{\circ}C$
- $V_{CC} = +5V$
- $V_{EE} = -7V$
- $R_L = 100\text{ohms to } -2V$

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Analogue input current	I_B		30	100	μA	} See Fig.11
Analogue input capacitance	C_{IN}		10		pF	
Common mode range	V_{CM}	-2		+2	V	
Maximum input slew rate			1000		V/ μ sec	
Latch input capacitance	C_{IN}		2		pF	
Positive supply current	I_{CC}		55	70	mA	
Negative supply current	I_{EE}		85	100	mA	
Reference resistor chain			25		Ω	
Reference bit size		10		100	mV	
Comparator offset voltage	V_{os}	-5		+5	mV	
Total power dissipation	P_{DISS}		950	1160	mW	All outputs loaded
Output logic levels						} for 100ohm load to -2V
Logic high	V_{OH}	-0.930		-0.720	V	
Logic low	V_{OL}	-1.90		-1.620	V	
Min. latch set-up time	t_S		1.5	2	nsec	10mV overdrive
Latch to output propagation delay :						
Latch enable to output high	$t_{pd} + (E)$		6	8	nsec	
Latch enable to output low	$t_{pd} - (E)$		5	8	nsec	
Carry input to MSB delay	$t_{pd} (C)$		3	5	nsec	
Max. sample rate	$F_{Cmax.}$	100	110		MHz	




Fig.4 Parallel-series-parallel system

PERFORMANCE CURVES




Fig.5 Latch to output propagation delay as a function of temperature




Fig.6 Output risefall times as a function of temperature




Fig. 7 Set-up time as a function of temperature




Fig. 8 Set-up time as a function of overdrive




Fig. 9 Output logic levels as a function of temperature




Fig. 10 Carry input to MSB output delay as a function of temperature




Fig. 11 Supply current as a function of temperature




Fig. 12 Analogue input current as a function of temperature




Fig. 13 Network resistance as a function of temperature




Fig. 14 MSB output edge speeds as a function of temperature




Fig.15 Test and applications circuit for SP9754

SP9768

8 BIT DIGITAL TO ANALOGUE CONVERTER

The SP9768 is capable of converting an 8-bit digital signal into an analogue voltage at a rate of over 100 mega-samples per second. An inherently low glitch design is used and the complementary current outputs are suitable for direct transmission line drive. Included on the chip are a precision voltage reference and a reference amplifier.

FEATURES

- 5ns Settling Time to $\frac{1}{2}$ LSB
- ECL Inputs, Current Output
- Voltage Reference Temp. Coeff. 20ppm/°C
- 100 MSPS Update Rate

APPLICATIONS

- Data Conversion
- Instrumentation
- Video Speed Successive Approximation ADCs

QUICK REFERENCE DATA

Supply voltages: +5V, -5.2V
Power consumption: 400mW




Fig. 1 Pin connections

ABSOLUTE MAXIMUM RATINGS

Supply voltage: -6V, +6V
Storage temperature: -55°C to +125°C




Fig. 2 SP9768 block diagram

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

- T_{amb} 25°C
- V_{CC} +5.00V ± 5%
- V_{EE} -5.20V ± 5%
- R_L = 50Ω
- R_{set} = 220Ω
- Input voltage High - 0.96V (min) - 0.81V (max)
- Low - 1.85V (min) - 1.65V (max)

Characteristics	Value			Units	Conditions
	Min.	Typ.	Max.		
Differential non-linearity			0.2	%	See Operating Note 1
Absolute non-linearity			0.2	%	
Settling time		5		ns	R _L = 50Ω } R _{set} = 220Ω
Nominal bit size		78		μA	
Positive output compliance		4		mV	25°C } see Operating Note 2
Negative output compliance		+3		V	
		-1		V	+85°C } see Operating Note 2
		-0.7		V	
Multiplying bandwidth		40		MHz	Current mode, see Operating Note 3
Maximum full scale output		30		mA	
Minimum full scale output		2		mA	
Reference voltage		-1.28		V	
Temp coeff of reference voltage		20		ppm/°C	
Zero output		60		μA	
Output current symmetry		100		μA	
Supply current (I _{CC})		12	20	mA	
(I _{EE})		66	80	mA	

CIRCUIT DESCRIPTION

The DAC has current outputs, with a nominal full scale of 20mA, corresponding to a 1volt drop across a 50ohm load, or ± 1volt across 100ohms returned to +1 volt. See Operating Note 2.

The actual output current is determined by the on-chip reference voltage and an off-chip current setting resistor. Output current, I_{OUT}, is given by

$$I_{OUT} = 4 \times \frac{V_{REF}}{R_{SET}} \text{ at full scale}$$

A complementary I_{OUT} is also provided. The setting resistor, R_{SET}, is typically 220ohms, and should have a temperature coefficient similar to that of the output load resistor.

Where the load is an oscilloscope, with a 50ohm

nominal input, a good quality metal oxide resistor should be used for R_{SET}. It is important to realise that reflections present in 50ohm load systems will often prove to be a limiting factor in the measurement of settling time.

The reference voltage source is nominally 1.280volts and is of a modified bandgap type, average temperature coefficient of 20ppm/°C over the range -55°C to +125°C, corresponding to approximately 1LSB change over this temperature range.

To reduce the possibility of instability or noise generation, the reference supply (pin 15) can be decoupled using a high quality ceramic chip capacitor. Stabilisation of the loop amplifier is by a single capacitor from pin 17 to ground. Minimum value is 3900pF, although a 10nF chip ceramic is recommended.




Fig. 3 Test schematic (settling time)




Fig. 4 Conventional DAC. Negative output wrt ground.




Fig.5 Voltage output referred to positive supply




Fig.6 Multiplying DAC (Voltage mode)

OPERATING NOTES

1. Measurement of Settling Time

The settling time of the SP9768 is measured for a worst case transition of 0 to full scale.

Oscilloscopes, whether real time or sampling, do not have sufficiently low input VSWR or on-screen resolution for precise settling time measurements. A measurement technique has been designed, shown diagrammatically in Fig.3, in which the DAC can settle into a nearly ideal 50ohm load, with minimal interconnection paths; this is also very closely related to the practical use of the device. Precision settling time measurements can be performed with a high speed comparator, conveniently a dual device, such as the SP9687, with a minimal delay time, in this case about 2ns. Two references are set up to detect the DAC output settling within a window, conveniently defined as the settling to ground of the output.

The lower comparator detects the DAC output coming within 1/2 LSB of the final settling point, while the upper device checks that there is less than 1/2 LSB of over shoot.

2. Output Compliance

Fig.5 shows the method of using the SP9768 with a load resistor not referred to ground. This connection will be used most often when a larger output voltage than that permitted by the -0.7volt negative output voltage compliance specification is required. The output resistor can be referred to a positive supply in this case as long as R_{SET} and the analogue ground are also referred to this voltage. If I_{OUT}






Fig.7 Multiplying DAC (Current mode)


is also connected to this reference the decoupling will be simplified.

3. Multiplication Modes

Multiplying operation of the DAC is available in two modes, either a voltage applied in place of the reference, or a current supplied via the current source pin. In the former case the 3dB bandwidth is 250kHz, while in the latter, operational use exceeds 40MHz. Suggested circuits are shown in Figs. 6 and 7.


Package Outlines







14 LEAD CERAMIC DIL

DG14





16 LEAD CERAMIC DIL

DG16



18 LEAD CERAMIC DIL

DG18



8 LEAD PLASTIC DIL

DP8

Ordering information

All Plessey Semiconductors integrated circuits are allocated type numbers which must be quoted when ordering. This number may or may not have a suffix (A, B, C, etc.) which denotes the precise electrical specification or temperature grade. When there is a choice of packages the two-digit Pro-Electron code is used to identify the style required, according to the following table:

- CM** - Multilead TO-5
- DC** - Ceramic Dual-in-Line (metal lid)
- DG** - Ceramic Dual-in-Line

Within the UK, orders for quantities up to 99 will be referred to your local Distributor. Quantities of 1000 and over must be ordered from:

Plessey Semiconductors Limited
Kembrey Park
Swindon, Wiltshire SN2 6BA
United Kingdom
Telephone : Swindon (0793) 694994
Telex : 449637

A reciprocal arrangement exists with all Distributors, but it will expedite delivery of order if buyers can direct orders as indicated above. Outside the UK, irrespective of quantity, you are invited to contact your nearest Plessey Semiconductors Sales Outlet (see pp. 110-112).

Plessey Semiconductors World Wide

Sales offices

- BELGIUM** Plessey Semiconductors, Avenue de Tervuren 149, Box 2, Brussels 1150.
Tel: 02 733 9730 Tx: 22100
- BRAZIL** Plessey Brazil, Rua Ferreira Viana 892 04761, Sao Paulo, Brazil.
Tel: 011 548 6570 Tx: 1123328 ATETBR
- EASTERN EUROPE** Plessey Co. Ltd., Vicarage Lane, Ilford, Essex, England. Tel: 01 478 3040
Tx: 23166
- FRANCE** Plessey France, 74-80, Rue Roque de Fillol, 92800 Puteaux.
Tel: 776 41 06 Tx: 620789F
- ITALY** Plessey Italia SpA, Corso Garibaldi 70, 20121 Milan. Tel: 3452081
Tx: 331347
- NETHERLANDS** Plessey Fabrieken NV, Van de Mortelstraat 6, P.O.Box 46, Noordwijk.
Tel: 01719 19207 Tx: 32088
- NORTH AMERICA** Plessey Semiconductors, 1641 Kaiser Avenue, Irvine, California 92714,
USA. Tel: 714 540 9979 Twx: 910 595 1930
Plessey Semiconductors, 4849 N. Scott Street, Suite 121, Schiller Park,
Illinois 60176 USA. Tel: 321 678 3280/3281 Twx: 910 227 0794
Plessey Semiconductors, 89 Marcus Blvd., Hauppauge, N.Y., 11787 USA.
Tel: 516 273 3060 Twx: 96 1419
Plessey Semiconductors, 7094 Peachtree Industrial Blvd., Suite 295,
Norcross, GA 30071 USA. Tel: 404 447 6910 Twx: 70 7309
Plessey Semiconductors, 710 Lakeway, Suite 265, Sunnyvale, CA 94086
USA. Tel: 408 245 9890
- SOUTH AFRICA** Plessey South Africa Ltd., Forum Building, Struben Street, P.O. Box 2416,
Pretoria 0001, Transvaal. Tel: 34511 Tx: 53 0277
- SPAIN** The Plessey Company Ltd., Martires de Alcala 4-3, Madrid 8.
Tel: 248 12 18/248 38 82 Tx: 42701
- SWEDEN** Svenska Plessey AB, Alstromergaten 39, Box 49023, 100 28 Stockholm.
Tel: 08 235540 Tx: 10558
- SWITZERLAND** Plessey Verkaufs AG, Glattalstrasse 18, CH-8052 Zurich.
Tel: 50 36 55 Tx: 11963
- UNITED KINGDOM** Plessey Semiconductors Ltd., Kembrey Park, Swindon,
Wiltshire SN2 6BA Tel: (0793)694994 Tx: 449637
- WEST GERMANY** Plessey GmbH, Altheimer Eck 10, 8000 Munchen 2. Tel: 089 23 62 1
Tx: 215322

Agents

- ARGENTINA** Electroimpex SA, Guatemala 5991, (1425)Buenos Aires.
Tel: 771-3773/772-9573
- AUSTRALIA** Plessey Australia Pty Ltd., P.O. Box 2, Christina Road, Villawood,
New South Wales 2163. Tel: Sydney 72 0133 Tx: AA20384
- AUSTRIA** Plessey GesmbH, Rotenturmstrasse 25, A-1011 Wien. Tel: 63 45 75
Tx: 75963
- CYPRUS** Eltrom Electronics Ltd., Poly Electronic Services Ltd., P.O. Box 5393,
Nicosia. Tel: 61088
- GREECE** Plessey Company Ltd., Hadjigianna Mexi 2, Athens. Tel: 21 724 3000
Tx: 219251
Mammeas, Representations & Exportations, P.O. Box 181, Piraeus.
Tel: 4172597 Tx: 213835 LHGR
- INDIA** Semiconductors Ltd., Ador House, 6, K. Dubash Marg., Bombay 400 023.
Tel: 245119 & 245170 Tx: 011-2781
Semiconductors Ltd., Unity Buildings, J.C. Road, Bangalore 560-001.
Tel: 52072 & 578739
Semiconductors Ltd., 513, Ashoka Estate, 24, Barakhamba Road,
Nf w Delhi - 110001. Tel: 44879 Tx: 31 3369
- JAPAN** Cornes & Company Ltd., Maruzen Building, 2 Chome Nihonbachi,
Chuo-Ku, C.P.O. Box 158, Tokyo 100-91. Tel: 272 5771 Tx: 24874
Cornes & Company Ltd., 13-40 Chome Nishihonmachi, Nishi-Ku,
Osaka 550. Tel: 532 1012 Tx: 525-4496
- HONG KONG** YES Products Ltd., Block E, 15/F Golden Bear Industrial Centre,
66-82 Chaiwan Kok Street, Tsuen Wan, N.T., Hong Kong.
Tel: 12-444241-6 Tx: 36590
- KOREA** Young O Ind Co. Ltd., 4th Floor, Sae Woo Building, 1-499 Yoido-Dong,
Yungdungpo-Ku, Seoul. Tel: 782 1707 Tx: 28371
- NEW ZEALAND** Plessey New Zealand Ltd., Ratanui, Henderson, Auckland 8. Tel: 64189
Tx: NZ2851
- SINGAPORE** Electronics Trading Co. (Pte) Ltd., 66/66a Upper Serangoon Road,
Singapore 1334. Tel: 2852911 Tx: 22088
- TAIWAN** Artistex International Inc., Express Trade Building 3rd Floor,
56 Nanking Road East, Section 4 Tapei 105, (P.O. Box 59253, Taipei 100)
Taiwan, Republic of China. Tel: 7526330 Tx: 24022 SPDCARE
- THAILAND** Plessey Thailand, Rama Mansion 47, Sukhumvit Soi 12, Bangkok 11.
Tel: 2526621 Tx: CHAVALIT TH2747
- TURKEY** Turkelek Elektronik Co. Ltd., Hatay Sokak 8, Ankara. Tel: 18 94 83
Tx: 42120 TRKL TR
Turkelek Elektronik Co. Ltd., Kemeralti CD Tophane Ishani 406, Tophane,
Istanbul. Tel: 43 40 46

Distributors

BELGIUM

Matadex, Chaussee de Bruxelles 214, Brussels 1190. Tel: 02 3450279
Tx: 24093

FRANCE

Mateleco, 36 Rue Guy Moquet, 92240 Malakoff, Paris. Tel: 657 70 55

IRELAND

Electronic Manufacturing Co., 3B Avonbeg Industrial Estate,
Long Mile Road, Dublin 12. Tel: 001 521242 Tx: 31125
Semiconductors Ltd., Ador House, 6, K. Dubash Marg., Bombay 400 023.
Tel: 245119 & 245170 Tx: 011-2781

INDIA

Melchioni, Via P. Colletta 39, 20135 Milan. Tel: 5794 Tx: 320321

ITALY

NETHERLANDS

Modelec BMVM, Postbus 181, 6710 BD EDE, Morsestraat 22 A 6716 AH
EDE. Tel: 08380 - 36262 Tx: 37053

NEW ZEALAND

Professional Electronics Ltd., P.O. Box 31-143, Auckland. Tel: 493 209
Tx: 21084

SCANDINAVIA

Denmark

Scansupply, Nannasgade 18-20, DK-2200 Copenhagen. Tel: 45 1 83 50 90
Tx: 19037

Finland

Oy Ferrado AB, P.O. Box 54, Valimontie 1, SF-00380 Helsinki 38.
Tel: 90 55 00 02 Tx: 122214

Norway

Skandinavisk Elektronikk A/S, Ostre Aker Vei 99, Veitvet, Oslo 5.
Tel: 22 15 00 90 Tx: 11963

Sweden

Fertronic AB, Box 56, 161 Bromma. Tel: 08-52 26 10

UNITED KINGDOM

Celdis-SDS 37-39 Loverock Road, Reading, Berks RG3 1ED.

Tel: 0734 582211/585171 Tx: 848370

Gothic Electronic Components, Beacon House, Hampton Street,
Birmingham B19 3LP. Tel: 021 236 8541 Tx: 338731

Quarndon Ltd., Slack Lane, Derby DE3 3ED. Tel: 0332 32651 Tx: 37163

Semiconductor Specialists (UK) Ltd., Carroll House, 159 High Street,

West Drayton, Middlesex UB7 7QN. Tel: 08954 45522 Tx: 21958

*Best Electronics (Slough) Ltd., Fairbank House, Longwick Road,

Princes Risborough, Bucks HP17 9HE Tel: 084-44-7881

UNITED STATES OF AMERICA

California

Plessey Semiconductors, Irvine. Tel: 714 540 9979

Maryland

Applied Engineering Consultants, Beltsville. Tel: 301 937 8321

New York

Plainview Electronic Supply Corp., Plainview. Tel: 516 822 5357

Texas

Patco Supply, Arlington. Tel: 817 649 8981

WEST GERMANY

Nordelektronik GmbH KG, Harksheider Weg 238-240, 2085 Quickborn.
Tel: 04106/4031 Tx: 02 14299

Halbleiter-Spezialvertrieb, Carroll & Co. GmbH, Burnitzstrasse 34,
6000 Frankfurt/M-70. Tel: 0611/638041-42 Tx: 04 11650

Astronic GmbH & Co. KG, Winzerstrasse 47D, 8000 Munchen 40.
Tel: 089/304011 Tx: 05 216 187

Neumuller GmbH, Eschenstrasse 2, 8021 Taufkirchen b. Munchen.

Tel: 089/61181 Tx: 05 22106

Micronetics GmbH, Weilder Stadter Str. 55a, 7253 Renningen 1.

Tel: 07159/6019 Tx: 07-24708

*T.V. circuits only



PLESSEY

solid state

Plessey Semiconductors Limited

Kembrey Park, Swindon, Wiltshire SN2 6BA

Telephone: Swindon (0793) 694994 Telex: 449637

Facsimile: Swindon (0793) 41969 Cables: Pleschen Swindon

(Cheney Manor Site: Telephone: Swindon (0793) 36251)

SP9768 x 1 UNCODED £ 21-00

SP8668B x 1 £ 33-60

CUSTOMER SERVICE

with compliments



PLESSEY
Semiconductors



Plessey Semiconductors Limited,
Kembrey Park, Swindon,
Wiltshire, SN2 6BA,
United Kingdom.
Tel: (0793) 694994 Telex: 449637